

# **HITACHI MICROCOMPUTER DATA BOOK**

## **8-BIT - 16-BIT MICROPROCESSOR**

#### **MEDICAL APPLICATIONS**

Hitachi's products are not authorized for use in medical applications, including, but not limited to, use in life support devices without the written consent of the appropriate officer of Hitachi's sales company. Buyers of Hitachi's products are requested to notify Hitachi's sales offices when planning to use the products in the applications which involves medical applications.

#### **NOTICE**

The information in this document has been carefully checked. However, no responsibility is assumed for inaccuracies.

The example of an applied circuit or combination with other equipment shown herein indicates characteristics and performance of a semiconductor-applied products. The Company shall assume to responsibility for any problem involving a patent caused when applying the descriptions in the example.

# CONTENTS

■ <b>GENERAL INFORMATION</b>		
● Quick Reference Guide	.....	7
● Introduction of Packages	.....	11
● Reliability and Quality Assurance	.....	21
● Reliability Test Data of Microcomputer	.....	27
● Program Development and Support System	.....	33
■ <b>DATA SHEETS</b>		
● <b>NMOS 8-Bit Microprocessor</b>		
HD6800	Micro Processing Unit	41
HD6802	Microprocessor with Clock and RAM	73
HD6802W	Microprocessor with Clock and RAM	86
HD6803	Micro Processing Unit	99
HD6809	Micro Processing Unit	126
HD6809E	Micro Processing Unit	158
● <b>CMOS 8-Bit Microprocessor</b>		
HD6303R	Micro Processing Unit	194
HD6303X	Micro Processing Unit	227
HD6303Y	Micro Processing Unit	266
HD6305X2	Micro Processing Unit	310
HD6305Y2	Micro Processing Unit	310
HD6309E	Micro Processing Unit	344
HD64180R0	Micro Processing Unit	381
● <b>16-Bit Microprocessor</b>		
HD68000	Micro Processing Unit (NMOS)	523
HD68HC000	Micro Processing Unit (CMOS)	523



# **GENERAL INFORMATION**

- **Quick Reference Guide**
- **Introduction of Packages**
- **Reliability and Quality Assurance**
- **Reliability Test Data of Microcomputer**
- **Program Development and Support System**



## QUICK REFERENCE GUIDE

### ■ NMOS 8-BIT MICROPROCESSOR

Type No.	HD6800 HD68A00 HD68B00	HD6802	HD6802W	HD6803 HD6803-1	HD6809 HD68A09 HD68B09	HD6809E HD68A09E HD68B09E
Clock Frequency (MHz)	1.0 (HD6800) 1.5 (HD68A00) 2.0 (HD68B00)	1.0	1.0	1.0 (HD6803) 1.25 (HD6803-1)	1.0 (HD6809) 1.5 (HD68A09) 2.0 (HD68B09)	1.0 (HD6809E) 1.5 (HD68A09E) 2.0 (HD68B09E)
Supply Voltage (V)	5.0	5.0	5.0	5.0	5.0	5.0
Operating Temperature* (°C)	-20~+75	-20~+75	-20~+75	0~+70	-20~+75	-20~+75
RAM (byte)	—	128	256	128	—	—
Oscillator	—	Yes	Yes	Yes	Yes	—
Package	DP-40	DP-40	DP-40	DP-40	DP-40	DP-40
Features	<ul style="list-style-type: none"> <li>● 65k bytes address space</li> </ul>	<ul style="list-style-type: none"> <li>● Internal oscillator and RAM added to the HD6800</li> <li>● 32 byte RAM Battery backed up possible</li> </ul>		<ul style="list-style-type: none"> <li>● Upward instruction compatibility with the HD6800</li> <li>● On-chip SCI and timer</li> </ul>	<ul style="list-style-type: none"> <li>● The highest version of the HMCS6800 family</li> <li>● Powerful addressing modes</li> <li>● Easy relocatable/reentrant programming</li> </ul>	<ul style="list-style-type: none"> <li>● Full software compatibility with the HD6809</li> <li>● Bus employment on time sharing basis</li> <li>● External clock</li> </ul>
Compatibility	MC6800 MC68A00 MC68B00	MC6802	—	MC6803 MC6803-1	MC6809 MC68A09 MC68B09	MC6809E MC68A09E MC68B09E
Reference Page	41	73	86	99	126	158

\* Wide Temperature Range (-40~+85°C) version is available.

## QUICK REFERENCE GUIDE

### ■ CMOS 8-BIT MICROPROCESSOR

Type No.	HD6303R HD63A03R HD63B03R	HD6303X HD63A03X HD63B03X	HD6303Y HD63A03Y HD63B03Y
Clock Frequency (MHz)	1.0 (HD6303R) 1.5 (HD63A03R) 2.0 (HD63B03R)	1.0 (HD6303X) 1.5 (HD63A03X) 2.0 (HD63B03X)	1.0 (HD6303Y) 1.5 (HD63A03Y) 2.0 (HD63B03Y)
Supply Voltage (V)	5.0	5.0	5.0
Operating Temperature* (°C)	0 ~ +70	0 ~ +70	0 ~ +70
RAM (byte)	128	192	256
External Memory Expansion (byte)	65k	65k	65k
Package	DP-40, FP-54, CG-40, CP-52	DP-64S, FP-80, CP-68	DP-64S, FP-64
Features	<ul style="list-style-type: none"> <li>● On-chip timer and synchronous/asynchronous SCI</li> <li>● Upward instruction compatibility with the HD6800</li> <li>● Low power consumption modes (sleep and standby)</li> </ul>		
Reference Page	194	227	266

\*Wide Temperature Range (-40~+85°C) version is available.  
CP/M<sup>®</sup> is the registered trade mark of Digital Research Inc.



HD6305X2 HD63A05X2 HD63B05X2	HD6305Y2 HD63A05Y2 HD63B05Y2	HD63B09E HD63C09E	HD64A180R0 HD64B180R0
1.0 (HD6305X2) 1.5 (HD63A05X2) 2.0 (HD63B05X2)	1.0 (HD6305Y2) 1.5 (HD63A05Y2) 2.0 (HD63B05Y2)	2.0 (HD63B09E) 3.0 (HD63C09E)	4.0 (HD64A180R0) 6.0 (HD64B180R0)
5.0	5.0	5.0	5.0
0 ~ +70	0 ~ +70	-20 ~ +75	0 ~ +70
128	256	-	-
16k	16k	65k	512k
DP-64S, FP-64	DP-64S, FP-64	DP-40	DP-64S, FP-80, CP-68
<ul style="list-style-type: none"> <li>• On-chip timer and synchronous SCI</li> <li>• Powerful bit manipulation instruction</li> <li>• Low power consumption modes (wait, stop and standby)</li> </ul>		<ul style="list-style-type: none"> <li>• Software compatibility with the HD6809E</li> <li>• Easy relocatable/ reentrant programming</li> <li>• Flexible system expansion capabilities</li> </ul>	<ul style="list-style-type: none"> <li>• On-chip MMU, DMAC, synchronous/asynchronous SCI and timer</li> <li>• Software compatibility with CP/M-80®</li> </ul>
310	310	344	381

## QUICK REFERENCE GUIDE

### ■ NMOS 16-BIT MICROPROCESSOR

Type No.	HD68000-6 HD68000-8 HD68000-10 HD68000-12	HD68000Y6 HD68000Y8 HD68000Y10 HD68000Y12	HD68000P6 HD68000P8	HD68000PS6 HD68000PS8	HD68000CP6 HD68000CP8
Clock Frequency (MHz)	6.0(HD68000-6) 8.0(HD68000-8) 10.0(HD68000-10) 12.5(HD68000-12)	6.0(HD68000Y6) 8.0(HD68000Y8) 10.0(HD68000Y10) 12.5(HD68000Y12)	6.0(HD68000P6) 8.0(HD68000P8)	6.0(HD68000PS6) 8.0(HD68000PS8)	6.0(HD68000CP6) 8.0(HD68000CP8)
Supply Voltage (V)	5.0				
Operating Temperature (°C)	0 ~ +70				
Power Dissipation (W)	1.5 (f = 6MHz, 8MHz, 10MHz), 1.75 (f = 12.5 MHz)		0.9 (f = 8MHz)		
Package	DC-64	PGA-68	DP-64	DP-64S	CP-68
Feature	High performance MPU featuring 32-bit data processing function				
Compatibility	MC68000L6 MC68000L8 MC68000L10 MC68000L12	MC68000R6 MC68000R8 MC68000R10 MC68000R12	MC68000P6 MC68000P8		MC68000FN6 MC68000FN8
Reference Page	523	523	523	523	523

### ■ CMOS 16-BIT MICROPROCESSOR

Type No.	HD68HC000-8 HD68HC000-10 HD68HC000-12	HD68HC000Y8 HD68HC000Y10 HD68HC000Y12	HD68HC000P8 HD68HC000P10 HD68HC000P12	HD68HC000PS8 HD68HC000PS10 HD68HC000PS12	HD68HC000CP8 HD68HC000CP10 HD68HC000CP12
Clock Frequency (MHz)	8.0(HD68HC000-8) 10.0(HD68HC000-10) 12.5(HD68HC000-12)	8.0(HD68HC000Y8) 10.0(HD68HC000Y10) 12.5(HD68HC000Y12)	8.0(HD68HC000P8) 10.0(HD68HC000P10) 12.5(HD68HC000P12)	8.0(HD68HC000PS8) 10.0(HD68HC000PS10) 12.5(HD68HC000PS12)	8.0(HD68HC000CP8) 10.0(HD68HC000CP10) 12.5(HD68HC000CP12)
Supply Voltage (V)	5.0				
Operating Temperature (°C)	0 ~ +70				
Current Dissipation (mA)	25 (f = 8 MHz) 30 (f = 10 MHz) 35 (f = 12.5 MHz)				
Package	DC-64	PGA-68	DP-64	DP-64S	CP-68
Feature	High performance MPU featuring 32-bit data processing function				
Compatibility	MC68HC000L8 MC68HC000L10 MC68HC000L12	MC68HC000R8 MC68HC000R10 MC68HC000R12	MC68HC000G8 MC68HC000G10 MC68HC000G12		MC68HC000FN8 MC68HC000FN10 MC68HC000FN12
Reference Page	523	523	523	523	523

# INTRODUCTION OF PACKAGES

Hitachi microcomputer devices include various types of package which meet a lot of requirements such as ever smaller, thinner and more versatile electric appliances. When selecting a package suitable for the customers' use, please refer to the following for Hitachi microcomputer packages.

multi-function types, applicable to each kind of mounting method. Also, plastic and ceramic materials are offered according to use.

Fig. 1 shows the package classification according to the mounting types on the Printed Circuit Board (PCB) and the materials.

## 1. Package Classification

There are pin insertion types, surface mounting types and




Fig. 1 Package Classification according to the Mounting Type on the Printed Circuit Board and the Materials.

## INTRODUCTION OF PACKAGES

### 2. Type No. and Package Code Indication

Type No. of Hitachi microprocessor is followed by package material and outline specifications, as shown below. The package type used for each device is identified by code as follows, illus-

trated in the data sheet of each device.

When ordering, please write the package code beside the type number.

#### Type No. Indication

HD × × × × P

(Note) The HD68000 with shrink type plastic DIP (DP-64S) has a different type No. from other devices.

Type No.; HD68000PS8


Package designation

#### Package Classification

No indication	: Ceramic DIP
P	: Plastic DIP
F	: FPP
CP	: PLCC
CG	: LCC
Y	: PGA (16-bit microcomputer device)


#### Package Code Indication

DP-64S



(Note) PGA packages of 16-bit microcomputer devices have a different indication.

Package Code Indication; PGA-68



3. Package Dimensional Outline

Hitachi microprocessor employs the packages shown in

Table 1 according to the mounting method on the PCB.



Table 1 Package List

Method of Mounting	Package Classification		Package Material	Package Code
Pin Insertion Type	Standard Outline (DIP)		Plastic	DP-40 DP-64
			Ceramic	DC-64
	Shrink Outline	S-DIP	Plastic	DP-64S
		PGA	Glass Sealed Ceramic	PGA-68
Surface Mounting Type	Flat Package	FLAT-QUIP (FPP)	Plastic	FP-54 FP-64 FP-80
	Chip Carrier	PLCC	Plastic	CP-52 CP-68
		LCC	Glass Sealed Ceramic	CG-40

Plastic DIP




Unit : mm(inch)

● DP-40




Unit : mm(inch)

● DP-64




Ceramic DIP

Unit : mm (inch)




Shrink Type Plastic DIP

Unit: mm (inch)





Pin Grid Array

Unit : mm(inch)



Flat Package



Unit : mm(inch)





Unit : mm(inch)



● FP-80



Plastic Leaded Chip Carrier



Unit : mm(inch)

● CP-52



Unit : mm(inch)


● CP-68



Leadless Chip Carrier

Unit : mm(inch)

● CG-40



#### 4. Mounting Method on Board

Lead pins of the package have surface treatment, such as solder coating or solder plating, to make them easy to mount on the PCB. The lead pins are connected to the package by eutectic solder. The following explains the common connecting method of leads and precautions.

##### 4.1 Mounting Method of Pin Insertion Type Package

Insert lead pins of the package into through-holes (usually about  $\phi 0.8\text{mm}$ ) on the PCB. Soak the lead part of the package in a wave solder tub.

Lead pins of the package are held by the through-holes. Therefore, it is easy to handle the package through the process up to soldering, and easy to automate the soldering process. When soldering the lead part of the package in the wave solder tub, be careful not to get the solder on the package, because the wave solder will damage it.

##### 4.2 Mounting Method of Surface Mounting Type Package

Apply the specified quantity of solder paste to the pattern on any printed board by the screen printing method, and put a package on it. The package is now temporarily fixed to the printed board by the surface tension of the paste. The solder paste melts when heated in a reflowing furnace, and the leads of the package and the pattern of the printed board are fixed together by the surface tension of the melted solder and the self alignment.

The size of the pattern where the leads are attached, partly depending on paste material or furnace adjustment, should be 1.1 to 1.3 times the leads' width.

The temperature of the reflowing furnace depends on package material and also package types. Fig. 2 lists the adjustment of the reflowing furnace for FPP. Pre-heat the furnace to  $150^{\circ}\text{C}$ . The surface temperature of the resin should be kept at  $235^{\circ}\text{C}$  max. for 10 minutes or less.

- (1) The temperature of the leads should be kept at  $260^{\circ}\text{C}$  for 10 minutes or less.
- (2) The temperature of the resin should be kept at  $235^{\circ}\text{C}$  for 10 minutes or less.
- (3) Below is shown the temperature profile when soldering a package by the reflowing method.




Figure 2 Reflowing Furnace Adjustment for FPP

Ensure good heater or temperature controls because the material of a plastic package is black epoxy-resin which damages easily. When an infrared heater is used, if the temperature is higher than the glass transition point of epoxy-resin (about  $150^{\circ}\text{C}$ ), for a long time, the package may be damaged and the reliability lowered. Equalize the temperature inside and outside the packages by lessening the heat of the upper surface of the packages.

Leads of FPP may be easily bent under shipment or during handling and cannot be soldered onto the printed board. If they are, heat the bent leads again with a soldering iron to reshape them.

Use a rosin flux when soldering. Don't use a chloric flux because the chlorine in the flux tends to remain on the leads and lower the reliability of the product.


Even if you use a rosin flux, remaining flux can cause the leads to deteriorate. Wash away flux from packages with alcohol, chloroethene or freon. But don't leave these solvents on the packages for a long time because the marking may disappear.

#### 5. Marking


Hitachi trademark, product type No., etc. are printed on packages. Case I and Case II give examples of marks and Nos. Case I applies to products which have only a standard type No. Case II applies to products which have an old type No. and a standard type No.

INTRODUCTION OF PACKAGES

Case I; Includes a standard type No.



Case II; Includes an old type No. and a standard type No.



Meaning of Each Mark

(a)	Hitachi Trademark
(b)	Lot Code
(c)	Standard Type No.
(d)	Japan Mark
(e)	Old Type No.

# RELIABILITY AND QUALITY ASSURANCE

## 1. VIEWS ON QUALITY AND RELIABILITY

Basic views on quality in Hitachi are to meet individual user's purchase purpose and quality required, and to be at the satisfied quality level considering general marketability. Quality required by users is specifically clear if the contract specification is provided. If not, quality required is not always definite. In both cases, efforts are made to assure the reliability so that semiconductor devices delivered can perform their ability in actual operating circumstances. To realize such quality in manufacturing process, the key points should be to establish quality control system in the process and to enhance morale for quality.

In addition, quality required by users on semiconductor devices is going toward higher level as performance of electronic system in the market is going toward higher one and is expanding size and application fields. To cover the situation, actual bases Hitachi is performing is as follows;

- (1) Build the reliability in design at the stage of new product development.
- (2) Build the quality at the sources of manufacturing process.
- (3) Execute the harder inspection and reliability confirmation of final products.
- (4) Make quality level higher with field data feed back.
- (5) Cooperate with research laboratories for higher quality and reliability.

With the views and methods mentioned above, utmost efforts are made for users' requirements.

## 2. RELIABILITY DESIGN OF SEMICONDUCTOR DEVICES

### 2.1 Reliability Targets

Reliability target is the important factor in manufacture and sales as well as performance and price. It is not practical to rate reliability target with failure rate at the certain common test condition. The reliability target is determined corresponding to character of equipments taking design, manufacture, inner process quality control, screening and test method, etc. into consideration, and considering operating circumstances of equipments the semiconductor device used in, reliability target of system, derating applied in design, operating condition, maintenance, etc.

### 2.2 Reliability Design

To achieve the reliability required based on reliability targets, timely study and execution of design standardization, device design (including process design, structure design), design review, reliability test are essential.

#### (1) Design Standardization

Establishment of design rule, and standardization of parts, material and process are necessary. As for design rule, critical items on quality and reliability are always studied at circuit design, device design, layout design, etc. Therefore, as long as standardized process, material, etc. are used, reliability risk is extremely small even in new development devices, only except for in the case special requirements in function needed.

#### (2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in the case new process and new material are employed, technical study is deeply executed prior to device

development.

### (3) Reliability Evaluation by Test Site

Test site is sometimes called Test Pattern. It is useful method for design and process reliability evaluation of IC and LSI which have complicated functions.

#### 1. Purposes of Test Site are as follows;

- Making clear about fundamental failure mode
  - Analysis of relation between failure mode and manufacturing process condition
  - Search for failure mechanism analysis
  - Establishment of QC point in manufacturing
- #### 2. Effectiveness of evaluation by Test Site are as follows;
- Common fundamental failure mode and failure mechanism in devices can be evaluated.
  - Factors dominating failure mode can be picked up, and comparison can be made with process having been experienced in field.
  - Able to analyze relation between failure causes and manufacturing factors.
  - Easy to run tests.
- etc.

### 2.3 Design Review

Design review is organized method to confirm that design satisfies the performance required including users' and design work follows the specified ways, and whether or not technical improved items accumulated in test data of individual major fields and field data are effectively built in. In addition, from the standpoint of enhancement of competitive power of products, the major purpose of design review is to ensure quality and reliability of the products. In Hitachi, design review is performed from the planning stage for new products and even for design changed products. Items discussed and determined at design review are as follows;

- (1) Description of the products based on specified design documents.
- (2) From the standpoint of specialty of individual participants, design documents are studied, and if unclear matter is found, sub-program of calculation, experiments, investigation, etc. will be carried out.
- (3) Determine contents of reliability and methods, etc. based on design document and drawing.
- (4) Check process ability of manufacturing line to achieve design goal.
- (5) Discussion about preparation for production.
- (6) Planning and execution of sub-programs for design change proposed by individual specialist, and for tests, experiments and calculation to confirm the design change.
- (7) Reference of past failure experiences with similar devices, confirmation of method to prevent them, and planning and execution of test program for confirmation of them. These studies and decisions are made using check lists made individually depending on the objects.

## 3. QUALITY ASSURANCE SYSTEM OF SEMICONDUCTOR DEVICES

### 3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows;

- (1) Problems in individual process should be solved in the

process. Therefore, at final product stage, the potential failure factors have been already removed.

- (2) Feedback of information should be made to ensure satisfied level of process ability.
- (3) To assure reliability required as an result of the things mentioned above is the purpose of quality assurance.

The followings are regarding device design, quality approval at mass production, inner process quality control, product inspection and reliability tests.

**3.2 Quality Approval**

To ensure quality and reliability required, quality approval is carried out at trial production stage of device design and mass production stage based on reliability design described at section 2.

The views on quality approval are as follows;

- (1) The third party performs approval objectively from the standpoint of customers.
- (2) Fully consider past failure experiences and information from field.
- (3) Approval is needed for design change and work change.
- (4) Intensive approval is executed on parts material and process.
- (5) Study process ability and fluctuation factor, and set up control points at mass production stage.

Considering the views mentioned above, quality approval shown in Fig. 1 is performed.

**3.3 Quality and Reliability Control at Mass Production**

For quality assurance of products in mass production, quality control is executed with organic division of functions

in manufacturing department, quality assurance department, which are major, and other departments related. The total function flow is shown in Fig. 2. The main points are described below.

**3.3.1 Quality Control of Parts and Material**

As the performance and the reliability of semiconductor devices are getting higher, importance is increasing in quality control of material and parts, which are crystal, lead frame, fine wire for wire bonding, package, to build products, and materials needed in manufacturing process, which are mask pattern and chemicals. Besides quality approval on parts and materials stated in section 3.2, the incoming inspection is, also, key in quality control of parts and materials. The incoming inspection is performed based on incoming inspection specification following purchase specification and drawing, and sampling inspection is executed based on MIL-STD-105D mainly.

The other activities of quality assurance are as follows:

- (1) Outside Vendor Technical Information Meeting
- (2) Approval on outside vendors, and guidance of outside vendors
- (3) Physical chemical analysis and test

The typical check points of parts and materials are shown in Table 1.

**3.3.2 Inner Process Quality Control**

Inner process quality control is performing very important function in quality assurance of semiconductor devices. The following is description about control of semi-final products, final products, manufacturing facilities, measuring equipments,




Figure 1 Flow Chart of Quality Approval

circumstances and sub-materials. The quality control in the manufacturing process is shown in Fig. 3 corresponding to the manufacturing process.

(1) Quality Control of Semi-final Products and Final Products

Potential failure factors of semiconductor devices should be removed preventively in manufacturing process. To achieve it, check points are set-up in each process, and products which have potential failure factor are not transfer to the next process. Especially, for high reliability semiconductor devices, manufacturing line is rigidly selected, and the quality control in the manufacturing process is tightly executed – rigid check in each process and each lot, 100% inspection in appropriate ways to remove failure factor caused by manufacturing fluctuation, and execution of screening needed, such as high temperature aging and temperature cycling. Contents of inner process quality control are as follows;

- Condition control on individual equipments and workers, and sampling check of semifinal products.
- Proposal and carrying-out improvement of work
- Education of workers
- Maintenance and improvement of yield
- Picking-up of quality problems, and execution of counter-

- measures
  - Transmission of information about quality
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Equipments for manufacturing semiconductor devices have been developing extraordinarily with necessary high performance devices and improvement of production, and are important factors to determine quality and reliability. In Hitachi, automatization of manufacturing equipments are promoted to improve manufacturing fluctuation, and controls are made to maintain proper operation of high performance equipments and perform the proper function. As for maintenance inspection for quality control, there are daily inspection which is performed daily based on specification related, and periodical inspection which is performed periodically. At the inspection, inspection points listed in the specification are checked one by one not to make any omission. As for adjustment and maintenance of measuring equipments, maintenance number, specification are checked one by one to maintain and improve quality.

- (3) Quality Control of Manufacturing Circumstances and Sub-materials
- Quality and reliability of semiconductor device is highly




Figure 2 Flow Chart of Quality Control in Manufacturing Process

affected by manufacturing process. Therefore, the controls of manufacturing circumstances — temperature, humidity, dust — and the control of submaterials — gas, pure water — used in manufacturing process are intensively executed. Dust control is described in more detail below.

Dust control is essential to realize higher integration and higher reliability of devices. In Hitachi, maintenance and improvement of cleanness in manufacturing site are executed with paying intensive attention on buildings, facilities, air-conditioning systems, materials delivered-in, clothes, work, etc., and periodical inspection on floating dust in room, falling dusts and dirtiness of floor.

**3.3.3 Final Product Inspection and Reliability Assurance**

**(1) Final Product Inspection**

Lot inspection is done by quality assurance department for products which were judged as good products in 100% test, which is final process in manufacturing department. Though 100% of good products is expected, sampling inspection is executed to prevent mixture of failed products by mistake of work, etc. The inspection is executed not only to confirm that the products meet users' requirement, but to consider potential factors. Lot inspection is executed based on MIL-STD-105D.

**(2) Reliability Assurance Tests**

To assure reliability of semiconductor devices, periodical reliability tests and reliability tests on individual manufacturing lot required by user are performed.

**Table 1 Quality Control Check Points of Material and Parts (Example)**

Material, Parts	Important Control Items	Point for Check
Wafer	Appearance	Damage and Contamination on Surface
	Dimension Sheet Resistance Defect Density Crystal Axis	Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level
		Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance	Contamination, Scratch, Bend, Twist
	Dimension Purity Elongation Ratio	Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level
		Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance
		Mechanical Strength
Plastic	Composition	Characteristics of Plastic Material
	Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Molding Performance Mounting Characteristics






Figure 3 Example of Inner Process Quality Control




Figure 4 Process Flow Chart of Field Failure

# RELIABILITY TEST DATA OF MICROCOMPUTER

## 1. INTRODUCTION

Microcomputer is required to provide higher reliability and quality with increasing function, enlarging scale and widening application. To meet this demand, Hitachi is improving the quality by evaluating reliability, building up quality in process, strengthening inspection and analyzing field data etc..

This chapter describes reliability and quality assurance data for Hitachi 8-bit and 16-bit multi-chip microcomputer based on test and failure analysis results. More detail data and new information will be reported in another reliability data sheet.

## 2. PACKAGE AND CHIP STRUCTURE

### 2.1 Package

The reliability of plastic molded type has been greatly improved, recently their applications have been expanded to automobiles measuring and control systems, and computer terminal equipment operated under relatively severe conditions and production output and application of plastic molded type will continue to increase.

To meet such requirements, Hitachi has considerably improved moisture resistance, operation stability, and chip and plastic manufacturing process.

Plastic and ceramic package type structure are shown in Figure 1 and Table 1.




Figure 1 Package Structure

Table 1 Package Material and Properties

Item	Ceramic DIP	Plastic DIP	Plastic Flat Package
Package	Alumina	Epoxy	Epoxy
Lead	Tin plating Brazed Alloy 42	Solder dipping Alloy 42 or Cu	Solder plating Alloy 42
Seal	Au-Sn Alloy	N.A	N.A
Die bond	Au-Si	Au-Si or Ag paste	Au-Si or Ag paste
Wire bond	Ultrasonic	Thermo compression	Thermo compression
Wire	Al	Au	Au

**2.2 Chip Structure**

Hitachi microcomputers are produced in NMOS E/D technology or low power CMOS technology. Si-gate process is used

in both types because of high reliability and high density. Chip structure and basic circuit are shown in Figure 2.




Figure 2 Chip Structure and Basic Circuit

**3. QUALITY QUALIFICATION AND EVALUATION**

**3.1 Reliability Test Methods**

Reliability test methods shown in Table 2 are used to qualify and evaluate the new products and new process.

**Table 2 Reliability Test Methods**

Test Items	Test Condition	MIL-STD-883B Method No.
Operating Life Test	125°C, 1000hr	1005,2
High Temp, Storage	Tstg max, 1000hr	1008,1
Low Temp, Storage	Tstg min, 1000hr	
Steady State Humidity	65°C 95%RH, 1000hr	
Steady State Humidity Biased	85°C 85%RH, 1000hr	
Temperature Cycling	-55°C ~ 150°C, 10 cycles	1010,4
Temperature Cycling	-20°C ~ 125°C, 200 cycles	
Thermal Shock	0°C ~ 100°C, 100 cycles	1011,3
Soldering Heat	260°C, 10 sec	2002,2
Mechanical Shock	1500G 0.5 msec, 3 times/X, Y, Z	
Vibration Fatigue	60Hz 20G, 32hrs/X, Y, Z	2005,1
Variable Frequency	20~2000Hz 20G, 4 min/X, Y, Z	2007,1
Constant Acceleration	20000G, 1 min/X, Y, Z	2001,2
Lead Integrity	225gr, 90° 3 times	2004,3

**3.2 Reliability Test Result**

Reliability test result of 8-bit microprocessors is shown in Table 3 to Table 7, that of 16-bit microprocessors in Table 8,

Table 9. There is little difference according to device series, as the design and production process, etc. are standardized.

**Table 3 Dynamic Life Test (8-bit microprocessor)**

Device Type	Sample Size	Component Hours	Failures
HD6800	248 pcs	248000	0
HD6802	452	153712	1*
HD6809	85	85000	0
Total	785	486712	1

\*leakage current

Estimated Field Failure Rate  
 = 0.01% / 1000 hrs at Ta = 75°C  
 (Activation Energy = 0.7eV, Confidence Level 60%)

**Table 4 High Temperature, High Humidity Test (8-bit microprocessor) (Moisture Resistance Test)**

(1) 85°C 85%RH Bias Test

Device Type	Vcc Bias	168 hrs	500 hrs	1000 hrs
HD6800P	5.5V	0/45	0/45	0/45
HD6802P	5.5V	0/38	0/38	0/38
HD6809P	5.5V	0/22	0/22	0/22
Total		0/105	0/105	0/105

(2) High Temperature-High Humidity Storage Life Test

Device Type	Condition	168 hrs	500 hrs	1000 hrs
HD6800P	65°C 95%RH	0/22	0/22	0/22
HD6802P	80°C 90%RH	0/22	0/22	0/22
HD6802P	65°C 95%RH	0/38	0/38	0/38
HD6809P	65°C 95%RH	0/45	0/45	0/45

(3) Pressure Cooker Test

(Condition ; 2atm 121°C)

Device Type	40 hrs	60 hrs	100 hrs
HD6800P	0/42	0/42	0/42
HD6802P	0/22	0/22	0/22

(4) MIL-STD-883B Moisture Resistance Test

(Condition; 65°C ~ -10°C, over 90%RH, Vcc = 5.5V)

Device Type	10 cycles	20 cycles	40 cycles
HD6800P	0/25	0/25	0/25
HD6802P	0/25	0/25	0/25

RELIABILITY TEST DATA OF MICROCOMPUTER

Table 5 Temperature Cycling Test (8-bit microprocessor) (-55°C ~ 25°C ~ 150°C)

Device Type	10 cycles	100 cycles	200 cycles
HD6800P	0/453	0/44	0/44
HD6802P	0/502	0/77	0/77
HD6809P	0/202	0/45	0/45

Table 6 High Temperature, Low Temperature Storage Life Test (8-bit microprocessor)

Device	Temperature	168 hrs	500 hrs	1000 hrs
MPU total	150°C	0/88	0/88	0/88
	-55°C	0/76	0/76	0/76

Table 7 Mechanical and Environmental Test (8-bit microprocessor)

Test Item	Condition	Plastic DIP		Flat Plastic Package	
		Sample Size	Failure	Sample Size	Failure
Thermal Shock	0°C ~ 100°C 10 cycles	110	0	100	0
Soldering Heat	260°C, 10 sec.	180	0	20	0
Salt Water Spray	35°C, NaCl 5% 24 hrs	110	0	20	0
Solderability	230°C, 5 sec. Rosin flux	159	0	34	0
Drop Test	75cm, maple board 3 times	110	0	20	0
Mechanical Shock	1500G, 0.5 ms 3 times/X, Y, Z	110	0	20	0
Vibration Fatigue	60 Hz, 20G 32 hrs/X, Y, Z	110	0	20	0
Vibration Variable Freq.	100 ~ 2000 Hz 20G, 4 times/X, Y, Z	110	0	20	0
Lead Integrity	225 g, 90° Bonding 3 times	110	0	20	0

Table 8 Dynamic Life Test (16-bit microprocessor)

Device Type	Condition		168 hrs	500 hrs	1000 hrs
	Ta	Vcc			
HD68000	125°C	5.5V	0/62	0/62	0/62
	150°C	5.5V	0/52	0/52	0/52

Estimated Field Failure Rate  
 = 0.013%/1000 hrs at Ta = 75°C  
 (Activation Energy 0.7eV, Confidence Level 60%)

Table 9 Mechanical and Environmental Test (16-bit microprocessor)

Test Item	Condition	Device Type	
		Sample Size	Failure
High Temperature Storage	Ta = 295°C, 1000 hrs	42	0
Low Temperature Storage	Ta = -55°C, 1000 hrs	42	0
Temperature Cycling (1)	-55°C ~ 25°C ~ 150°C 10 cycles	189	0
Temperature Cycling (2)	-20°C ~ 25°C ~ 125°C 500 cycles	44	0
Thermal Shock	-55°C ~ 125°C 15 cycles	44	0
Soldering heat	260°C, 10 sec	44	0
Solderability	230°C, 5 sec	44	0
Mechanical Shock	1500G, 0.5 msec 3 times/X, Y, Z	44	0
Vibration Variable Freq.	20 ~ 2000 Hz, 20G 3 times/X, Y, Z	44	0
Constant Acceleration	20000G 1 min/X, Y, Z	44	0

#### 4. PRECAUTION

##### 4.1 Storage

It is preferable to store semiconductor devices in the following ways to prevent deterioration in their electrical characteristics, solderability, and appearance, or breakage.

- (1) Store in an ambient temperature of 5 to 30°C, and in a relative humidity of 40 to 60%.
- (2) Store in a clean air environment, free from dust and active gas.
- (3) Store in a container which does not induce static electricity.
- (4) Store without any physical load.
- (5) If semiconductor devices are stored for a long time, store them in the unfabricated form. If their lead wires are formed beforehand, bent parts may corrode during storage.
- (6) If the chips are unsealed, store them in a cool, dry, dark, and dustless place. Assemble them within 5 days after unpacking. Storage in nitrogen gas is desirable. They can be stored for 20 days or less in dry nitrogen gas with a dew point at -30°C or lower. Unpacked devices must not be stored for over 3 months.
- (7) Take care not to allow condensation during storage due to rapid temperature changes.

##### 4.2 Transportation

As with storage methods, general precautions for other electronic component parts are applicable to the transportation of semiconductors, semiconductor-incorporating units and other similar systems. In addition, the following considerations must be given, too:

- (1) Use containers or jigs which will not induce static electricity as the result of vibration during transportation. It is desirable to use an electrically conductive container or aluminium foil.
- (2) In order to prevent device breakage from clothes-induced static electricity, workers should be properly grounded with a resistor while handling devices. The resistor of about 1 M ohm must be provided near the worker to protect from electric shock.
- (3) When transporting the printed circuit boards on which semiconductor devices are mounted, suitable preventive measures against static electricity induction must be taken; for example, voltage built-up is prevented by shorting terminal circuit. When a belt conveyor is used, prevent the conveyor belt from being electrically charged by applying some surface treatment.
- (4) When transporting semiconductor devices or printed circuit boards, minimize mechanical vibration and shock.

##### 4.3 Handling for Measurement

Avoid static electricity, noise and surge-voltage when semiconductor devices are measured. It is possible to prevent breakage by shorting their terminal circuits to equalize electrical potential during transportation. However, when the devices are to be measured or mounted, their terminals are left open to provide the possibility that they may be accidentally touched by a worker, measuring instrument, work bench, soldering iron, belt conveyor, etc. The device will fail if it touches something which leaks current or has a static charge. Take care not to allow curve tracers, synchrosopes, pulse generators, D.C. stabilizing power supply units etc. to leak current through their terminals or housings.

Especially, while the devices are being tested, take care not

to apply surge voltage from the tester, to attach a clamping circuit to the tester, or not to apply any abnormal voltage through a bad contact from a current source.

During measurement, avoid miswiring and short-circuiting. When inspecting a printed circuit board, make sure that no soldering bridge or foreign matter exists before turning on the power switch.

Since these precautions depend upon the types of semiconductor devices, contact Hitachi for further details.

##### 4.4 Soldering

Semiconductor devices should not be left at high temperatures for a long time. Regardless of the soldering method, soldering must be done in a short time and at the lowest possible temperature. Soldering work must meet soldering heat test conditions, namely, 260°C for 10 seconds and 350°C for 3 seconds at a point 1 to 1.5 mm away from the end of the device package.

Use of a strong alkali or acid flux may corrode the leads, deteriorating device characteristics. The recommended soldering iron is the type that is operated with a secondary voltage supplied by a transformer and grounded to protect from lead current. Solder the leads at the farthest point from the device package.

##### 4.5 Removing Residual Flux

To ensure the reliability of electronic systems, residual flux must be removed from circuit boards. Detergent or ultrasonic cleaning is usually applied. If chloric detergent is used for the plastic molded devices, package corrosion may occur. Since cleaning over extended periods or at high temperatures will cause swollen chip coating due to solvent permeation, select the type of detergent and cleaning condition carefully. Lotus Solvent and Dyfron Solvent are recommended as a detergent. Do not use any trichloroethylene solvent. For ultrasonic cleaning, the following conditions are advisable:

- Frequency: 28 to 29 kHz (to avoid device resonance)
- Ultrasonic output: 15W/l
- Keep the devices out of direct contact with the power generator.
- Cleaning time: Less than 30 seconds



# PROGRAM DEVELOPMENT AND SUPPORT SYSTEM

## PROGRAM DEVELOPMENT AND SUPPORT SYSTEM OF 8-BIT/16-BIT MICROPROCESSOR

H680SD200 is prepared as system development device to develop software and hardware of various types of microcomputer system.

Fig. 1 shows the program development procedure using this system development device.

H680SD200 loads a universal OS, CP/M-68K<sup>®</sup> developed jointly with Digital Research Inc. and operates with the existing CP/M<sup>®</sup>.

\*CP/M<sup>®</sup> and CP/M-68K<sup>®</sup> are registered trademarks of Digital Research Inc.




Fig. 1 Program Development Procedure

PROGRAM DEVELOPMENT AND SUPPORT SYSTEM

Table 1 System Development Equipment SD200

MPU	Product Name	Product Code	Function	Note
—	CP/M-68K	S680CPM3F	<ul style="list-style-type: none"> <li>• Single user Operating System.</li> <li>• 68000 Assembler, C compiler, Screen editor and Linker are included.</li> </ul>	
—	VAX-11 Interface Program	S680CLC3F	<ul style="list-style-type: none"> <li>• Interface Program between the SD200 and the VAX-11.</li> <li>• File transfer function.</li> <li>• VT52 Terminal Emulation.</li> </ul>	Option
	DATA I/O EPROM Programmer Interface Program	S680CDI1F	<ul style="list-style-type: none"> <li>• Interface Program between the SD200 and the DATA I/O EPROM Programmer model 22/29.</li> </ul>	
	PKW-1000/7000 EPROM Programmer Interface Program	S680CPK2F	<ul style="list-style-type: none"> <li>• Interface Program between the SD200 and the PKW-1000/7000 EPROM Programmer (Aval Corp. Japan).</li> </ul>	
16-bit MPU HD68000	FORTRAN	S680CFR1F	<ul style="list-style-type: none"> <li>• FORTRAN Compiler. (Subset of FORTRAN77)</li> </ul>	Option
	Super PL/H	S680CPL1F	<ul style="list-style-type: none"> <li>• Super PL/H Compiler.</li> </ul>	Option
	Symbolic Debugger	S680CSD2F	<ul style="list-style-type: none"> <li>• Symbolic Debugger for programs written in 68000 Assembler or Super PL/H.</li> </ul>	Option
	68000ASE02E	S680CAS2F	<ul style="list-style-type: none"> <li>• Realtime In-circuit Emulator for 68000 and 68HC000 MPU. (Up to 12MHz version)</li> </ul>	Supplied with H680AS02E
8 bit MPU/MCU	64180 Macro Assembler	S180XAS6F	<ul style="list-style-type: none"> <li>• 64180 Macro Assembler.</li> <li>• Object code is absolute address format.</li> </ul>	Option
	64180ASE	S180CAS1F	<ul style="list-style-type: none"> <li>• Realtime In-circuit Emulator for 64180.</li> </ul>	Supplied with H180AS01E
	6305/63L05/6805 Macro Assembler	S35XAS6-F	<ul style="list-style-type: none"> <li>• 6305Z/63L05/6805 Macro Assembler.</li> <li>• Linkage editor is included.</li> </ul>	Option
	6301/6801/6800 Macro Assembler	S31XAS6-F	<ul style="list-style-type: none"> <li>• 6301/6801/6800 Macro Assembler.</li> <li>• Linkage editor is included.</li> </ul>	Option
	6301 C Compiler	S31CCLN-F	<ul style="list-style-type: none"> <li>• C Compiler for 6301(6303).</li> </ul>	Option

Table 2 Cross System

MPU	Machine	OS	Product Name	Product Code	Function
8-bit MCU	Intel MDS	ISIS-II	6305/63L05/6805 Assembler	S35MDS1-F	<ul style="list-style-type: none"> <li>• 6305/63L05/6805 Assembler.</li> <li>• Object code is absolute address format.</li> <li>• Conditional assemble function.</li> </ul>
		CP/M	6305/63L05/6805 Assembler	S35MDS2-F	<ul style="list-style-type: none"> <li>• 6305/63L05/6805 Assembler.</li> <li>• Object code is absolute address format.</li> <li>• Conditional assemble function.</li> </ul>
		ISIS-II	6301 Assembler	S31MDS1-F	<ul style="list-style-type: none"> <li>• 6301/6801 Assembler.</li> <li>• Object code is absolute address format.</li> <li>• Conditional Assemble function.</li> </ul>
		CP/M	6301 Assembler	S31MDS2-F	<ul style="list-style-type: none"> <li>• 6301/6801 Assembler.</li> <li>• Object code is absolute address format.</li> <li>• Conditional Assemble function.</li> </ul>
	IBM-PC	PC-DOS	6301 Macro Assembler	S31IAS1-F*	<ul style="list-style-type: none"> <li>• 6301 Macro Assembler.</li> <li>• Linkage Editor is included.</li> </ul>
			6305 Macro Assembler	S35IAS1-F*	<ul style="list-style-type: none"> <li>• 6305 Macro Assembler.</li> <li>• Linkage Editor is included.</li> </ul>
8-bit MPU	VAX11	VMS	64180 Macro Assembler	S400VAS1F*	<ul style="list-style-type: none"> <li>• 64180 Macro Assembler.</li> <li>• Linkage Editor is included.</li> </ul>

\*Under development.

PROGRAM DEVELOPMENT AND SUPPORT SYSTEM

Table 3 Third Parties' Products

Assemblers for HITACHI's microcomputers are provided by the other companies. Hitachi introduce some venders and their

products listed below. Please contact those venders directly if you have questions or requests to purchase these products.

Vender Name	Product Name	OS/System	Product Code	
<b>MICROTEC</b> 505W Olive, Suite 325 Sunnyvale, CA94086 (408)733-2919 U.S.A.	6301 Assembler	VAX11	ASM68	
	6305 Assembler		ASM05	
	6809 Assembler		ASM69	
	68000 Assembler		ASM68K	
	64180 Assembler		ASM180	
	64180 Simulator		INT180	
	64180 C		MCC180	
	64180 Pascal		PAS180	
	6301 Assembler		IBM-PC	ASM68
	6305 Assembler			ASM05
64180 Assembler	ASM180			
64180 C	MCC180			
64180 Pascal	PAS180			
<b>CAMELOT</b> 79 London Road Knebworth Herts, SG3 6HG, England Stevenage (0438) 812215	6301 Assembler	IBM-PC		
	6305 Assembler		*	
<b>AVOCET SYSTEMS, INC.</b> 804 South State St. Dover, DE19901 (302) 734-0151 U.S.A.	6800/6801/6301 Assembler	MS-DOS, CP/M, CP/M-86	XASM-68	
	6805 Assembler	MS-DOS, CP/M, CP/M-86	XASM-05	
	6309/6809 Assembler	MS-DOS, CP/M, CP/M-86	XASM-09	
	64180 Assembler	MS-DOS, CP/M, CP/M-86	XASM-180	
<b>MICROWARE SYSTEMS CORPORATION</b> 5835 Grand Avenue Dos Moines, IA50312 (512) 279-8844 U.S.A.	6309/6809 Assembler	OS-9	-	
	68000/68HC000 Assembler	OS-9	KCRS	

\*Under development

■ **Development System for 4-Bit, 8-Bit, and 16-Bit Microcomputers <H680SD200>**

The H680SD200 is a development system for Hitachi 4-bit, 8-bit and 16-bit microcomputers. It is a desktop system in which a 16-bit microprocessor HD68000 is loaded as the CPU. Its standard system configuration includes a CRT, a keyboard, and two floppy disk drives. An assembler, compiler, and in-circuit emulator (ASE) associated with the user's MCU are available as options.

**APPLICABLE DEVICES**

- HMCS400 series
- HD6305U, HD6305V
- HD6301V, HD6301X, HD6301Y
- HD64180
- HD68000, HD68HC000

(Other 4-bit and 8-bit microcomputers will be supported in the future.)

■ **FEATURES**


- Adopts general CP/M-68K<sup>®</sup> operating system
- Two internal 8 inch floppy disk drives (double-sided, double-density) and a 40M byte hard disk (available as an option)

make it possible to provide substantial external memory.

- Since CRT editor (screen editor) is included in the standard system, efficient programming, editing, and debugging of source programs are possible.
- C compiler for HD68000 is included. FORTRAN and Super PL/H for HD68000 and C Compiler for HD6301 (HD6303) are available as options.
- User prototype system can easily be debugged using in-circuit emulator (ASE) associated with the user's MCU.
- With connection of VAX-11<sup>®</sup> to RS-232C interface, H680SD200 operates as VAX-11<sup>®</sup> (OS, VMS) work station.
- When 2M byte memory board is connected, high-speed operation can be realized.
- Following interface are included
  - (1) EPROM programmer
  - (2) Printer (Centronics specification)
  - (3) Serial interface emulator for 4-bit and 8-bit single chip microcomputers

\*CP/M<sup>®</sup> is a registered trade mark of Digital Research Inc.

\*\*VAX-11<sup>®</sup> is a registered trade mark of Digital Equipment Corp.



H680SD200



# **DATA SHEETS**

**NMOS 8-BIT  
MICROPROCESSOR**





# HD6800, HD68A00, HD68B00

## MPU (Micro Processing Unit)


The HD6800 is a monolithic 8-bit microprocessor forming the central control function for Hitachi's HMCS6800 family. Compatible with TTL, the HD6800 as with all HMCS6800 system parts, requires only one 5V power supply, and no external TTL devices for bus interface. The HD68A00 and HD68B00 are high speed versions.

The HD6800 is capable of addressing 65k bytes of memory with its 16-bit address lines. The 8-bit data bus is bi-directional as well as 3-state, making direct memory addressing and multiprocessing applications realizable.


### ■ FEATURES

- Versatile 72 Instruction – Variable Length (1~3 Byte)
- Seven Addressing Modes – Direct, Relative, Immediate, Indexed, Extended, Implied and Accumulator
- Variable Length Stack
- Vectored Restart
- Maskable Interrupt
- Separate Non-Maskable Interrupt – Internal Registers Saved in Stack
- Six Internal Registers – Two Accumulators, Index Register, Program Counter, Stack Pointer and Condition Code Register
- Direct Memory Accessing (DMA) and Multiple Processor Capability
- Clock Rates as High as 2.0 MHz (HD6800 ... 1 MHz, HD68A00 ... 1.5 MHz, HD68B00 ... 2.0 MHz)
- Halt and Single Instruction Execution Capability
- Compatible with MC6800, MC68A00 and MC68B00

### ■ BLOCK DIAGRAM




HD6800P, HD68A00P, HD68B00P



(DP-40)

### ■ PIN ARRANGEMENT



(Top View)

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Operating Temperature	$T_{opr}$	-20 ~ +75	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum rating are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITION

Item	Symbol	min	typ	max	Unit
Supply Voltage	$V_{CC}^*$	4.75	5.0	5.25	V
Input Voltage	$V_{IL}^*$	-0.3	-	0.8	V
	$V_{IH}^*$	2.0	-	$V_{CC}$	V
Operating Temperature	$T_{opr}$	-20	25	75	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20 \sim +75^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ*	max	Unit	
Input "High" Voltage	Logic**	$V_{IH}$	2.0	-	$V_{CC}$	V	
Input "Low" Voltage	Logic**	$V_{IL}$	-0.3	-	0.8	V	
Clock Input "High" Voltage	$\phi_1, \phi_2$	$V_{IHC}$	$V_{CC} - 0.6$	-	$V_{CC} + 0.3$	V	
Clock Input "Low" Voltage	$\phi_1, \phi_2$	$V_{ILC}$	-0.3	-	0.4	V	
Output "High" Voltage	$D_0 \sim D_7$	$V_{OH}$	$I_{OH} = -205\mu A$	2.4	-	-	V
	$A_0 \sim A_{15}, R/\bar{W}$ VMA		$I_{OH} = -145\mu A$	2.4	-	-	V
	BA		$I_{OH} = -100\mu A$	2.4	-	-	V
Output "Low" Voltage		$V_{OL}$	$I_{OL} = 1.6mA$	-	-	0.4	V
Input Leakage Current	Logic***	$I_{in}$	$V_{in} = 0 \sim 5.25V$ , All other pins are connected to GND	-2.5	-	2.5	$\mu A$
	$\phi_1, \phi_2$			-100	-	100	$\mu A$
Three-State (Off-state) Input Current	$D_0 \sim D_7$	$I_{TSI}$	$V_{in} = 0.4 \sim 2.4V$	-10	-	10	$\mu A$
	$A_0 \sim A_{15}, R/\bar{W}$			-100	-	100	$\mu A$
Power Dissipation		$P_D$		-	0.5	1.0	W
Input Capacitance	Logic***	$C_{in}$	$V_{in} = 0V, T_a = 25^\circ C$ , $f = 1 MHz$	-	6.5	10	pF
	$D_0 \sim D_7$			-	10	12.5	pF
	$\phi_1$			-	25	35	pF
	$\phi_2$			-	45	70	pF
Output Capacitance	$A_0 \sim A_{15}, R/\bar{W}$ VMA, BA	$C_{out}$	$V_{in} = 0V, T_a = 25^\circ C$ , $f = 1 MHz$	-	-	12	pF

\*  $T_a = 25^\circ C, V_{CC} = 5V$

\*\* All inputs except  $\phi_1$  and  $\phi_2$

\*\*\* All inputs except  $\phi_1, \phi_2$  and  $D_0 \sim D_7$


● AC CHARACTERISTICS (V<sub>CC</sub> = 5V ± 5%, V<sub>SS</sub> = 0V, Ta = -20~+75°C, unless otherwise noted.)

1. TIMING CHARACTERISTICS OF CLOCK PULSE  $\phi_1$  and  $\phi_2$

Item	Symbol	Test Condition	HD6800			HD68A00			HD68B00			Unit
			min	typ	max	min	typ	max	min	typ	max	
Frequency of Operation	f		0.1	—	1.0	0.1	—	1.5	0.1	—	2.0	MHz
Cycle Time	t <sub>cy</sub>	Fig. 10	1.000	—	10	0.666	—	10	0.500	—	10	μs
Clock Pulse Width	$\phi_1, \phi_2$	PW <sub>CH1</sub> , PW <sub>CH2</sub>	400	—	4,500	230	—	4,500	180	—	4,500	ns
Rise and Fall Times	$\phi_1, \phi_2$	t <sub>r</sub> , t <sub>f</sub>	—	—	100	—	—	100	—	—	100	ns
Delay Time (Clock Internal)	t <sub>d</sub>	Fig. 10	0	—	4,500	0	—	4,500	0	—	4,500	ns
Clock "High" Level Time	t <sub>UT</sub>	Fig. 10	900	—	—	600	—	—	440	—	—	ns

2. READ/WRITE CHARACTERISTICS

Item	Symbol	Test Condition	HD6800			HD68A00			HD68B00			Unit
			min	typ	max	min	typ	max	min	typ	max	
Address Delay Time	C=90pF	t <sub>AD1</sub>	—	—	270	—	—	180	—	—	150	ns
	C=30pF	t <sub>AD2</sub>	—	—	250	—	—	165	—	—	135	ns
Data Setup Time (Read)	t <sub>DSR</sub>	Fig. 11	100	—	—	60	—	—	40	—	—	ns
Peripheral Read Access Time t <sub>acc</sub> = t <sub>UT</sub> - (t <sub>AD</sub> + t <sub>DSR</sub> )	t <sub>acc</sub>	Fig. 11	530	—	—	360	—	—	250	—	—	ns
Input Data Hold Time	t <sub>H</sub>	Fig. 11	10	—	—	10	—	—	10	—	—	ns
Output Data Hold Time	t <sub>H</sub>	Fig. 12	20	—	—	20	—	—	20	—	—	ns
Address Hold Time (Address, R/W, VMA)	t <sub>AH</sub>	Fig. 11, Fig. 12	10	—	—	10	—	—	10	—	—	ns
Enable "High" Time for DBE Input	t <sub>EH</sub>	Fig. 12	450	—	—	280	—	—	220	—	—	ns
Data Delay Time (Write)	t <sub>DDW</sub>	Fig. 12	—	—	225	—	—	200	—	—	160	ns
Data Bus Enable Down Time (During $\phi_1$ Up Time)	t <sub>DBE</sub>	Fig. 12	150	—	—	120	—	—	75	—	—	ns
Data Bus Enable Delay Time	t <sub>DBED</sub>	Fig. 12	300	—	—	250	—	—	180	—	—	ns
Data Bus Enable Rise and Fall Times	t <sub>DBEr</sub> t <sub>DBEf</sub>	Fig. 12	—	—	25	—	—	25	—	—	25	ns
Processor Control Setup Time	t <sub>PCS</sub>		200	—	—	140	—	—	110	—	—	ns
Processor Control Rise and Fall Times	t <sub>PCr</sub> t <sub>PCf</sub>		—	—	100	—	—	100	—	—	100	ns
Bus Available Delay Time (BA)	t <sub>BA</sub>		—	—	250	—	—	165	—	—	135	ns
Three-State Delay Time	t <sub>TSD</sub>		—	—	270	—	—	270	—	—	220	ns



C = 130pF for D<sub>0</sub>~D<sub>7</sub>,  
 = 90pF for A<sub>0</sub>~A<sub>15</sub>, R/W, and VMA  
 = 30pF for BA  
 R = 11kΩ for D<sub>0</sub>~D<sub>7</sub>,  
 = 16kΩ for A<sub>0</sub>~A<sub>15</sub>, R/W and VMA  
 = 24kΩ for BA  
 C includes Stray Capacitance.  
 All diodes are 1S2074 ⊕ or equivalent.

Figure 1 Bus Timing Test Load




Figure 2 Timing of HALT and BA




Figure 3 Timing of HALT and BA




Figure 4  $\overline{RES}$  and MPU Restart Sequence




Figure 5  $\overline{IRQ}$  and  $\overline{NMI}$  Interrupt Timing




Figure 6 WAI Instruction and BA Timing




Figure 7 TSC Input and MPU Output

■ MPU REGISTERS

The MPU provides several registers in Fig. 8, which is available for use by the programmer.

Each register is described below.

● Program Counter (PC)

The program counter is a two byte (16-bit) register that points to the current program address.

● Stack Pointer (SP)

The stack pointer is a two byte register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

● Index Register (IX)

The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

● Accumulators (ACCA, ACBB)

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit (ALU).




Figure 8 Programming Model of the Microprocessing Unit

● Condition Code Register (CCR)

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative (N), Zero (Z), Overflow (V), Carry from bit 7 (C), and half carry from bit 3(H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit (I). The unused bits of the Condition Code Register (b6 and b7) are "1". The detail block diagram of the microprocessing unit is shown in Fig. 9.




Figure 9 Internal Block Diagram of MPU

■ MPU SIGNAL DESCRIPTION

Proper operations of the MPU requires that certain control and timing signals (Fig. 9) be provided to accomplish specific functions. The functions of pins are explained in this section.

● Clock ( $\phi_2, \phi_1$ )

Two pins are used to provide the clock signals. A two-phase non-overlapping clock is provided as shown in Fig. 10.




Figure 10 Clock Timing Waveform

● Address Bus ( $A_0 \sim A_{15}$ )

Sixteen pins are used for the address bus. The outputs are three-state bus drivers capable of driving one standard TTL load and 90pF. When the output is turned off, it is essentially an open circuit. This permits the MPU to be used in DMA applications. Putting TSC in its high state forces the Address bus to go into the three-state mode.

● Data Bus ( $D_0 \sim D_7$ )

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF. Data Bus is placed in the three-state mode when DBE is "Low."




Figure 11 Read from Memory or Peripherals




Figure 12 Write to Memory or Peripherals

• **Data Bus Enable (DBE)**

This input is the three-state control signal for the MPU data bus and will enable the bus drivers when in the "High" state; will make the bus driver off when in the "Low" state. This input is TTL compatible; however in normal operation, it would be driven by  $\phi_2$  clock. During an MPU read cycle, the data bus drivers will be disabled internally. When it is desired that another device control the data bus such as in Direct Memory Access (DMA) applications, DBE should be held "Low."

If additional data setup or hold time is required on an MPU write, the DBE down time can be decreased as shown in Fig. 13 (DBE  $\neq \phi_2$ ). The minimum down time for DBE is  $t_{\overline{DBE}}$  as shown and must occur within  $\phi_1$  up time. As for the characteristic values in Fig. 12, refer to the table of electrical characteristics.

• **Bus Available (BA)**

The BA signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available. This will occur if the HALT line is in the "Low" state or the processor is in the WAIT state as a result of the execution of a WAIT instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level. The processor is removed from the WAIT state by the occurrence of a maskable (mask bit I = 0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF. If TSC is in the "High" state, Bus Available will be "Low".

• **Read/Write (R/W)**

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or

Write ("Low") state. The normal standby state of this signal is Read ("High"). Three-State Control going "High" will turn R/W to the off (high impedance) state. Also, when the processor is halted, it will be in the off state. This output is capable of driving one standard TTL load and 90pF.

• **Reset (RES)**

The RES input is used to reset and start the MPU from a power down condition resulting from a power failure or initial start-up of the processor. This input can also be used to re-initialize the machine at any time after start-up.

If a "High" level is detected in this input, this will signal the MPU to begin the reset sequence. During the reset sequence, the contents of the last two locations (FFFE, FFFF) in memory will be loaded into the Program Counter to point to the beginning of the reset routine. During the reset routine, the interrupt mask bit is set and must be cleared under program control before the MPU can be interrupted by IRQ. While RES is "Low" (assuming a minimum of 8 clock cycles have occurred) the MPU output signals will be in the following states; VMA = "Low", BA = "Low", Data Bus = high impedance, R/W = "High" (read state), and the Address Bus will contain the reset address FFFE. Fig. 13 illustrates a power up sequence using the Reset control line. After the power supply reaches 4.75V, a minimum of eight clock cycles are required for the processor to stabilize in preparation for restarting. During these eight cycles, VMA will be in an indeterminate state so any devices that are enabled by VMA which could accept a false write during this time (such as a battery-backed RAM) must be disabled until VMA is forced "Low" after eight cycles. RES can go "High" asynchronously with the system clock any time after the eighth cycle.




Figure 13 RES Timing



The Reset control line may also be used to reinitialize the MPU system at any time during its operation. This is accomplished by pulsing RES "Low" for the duration of a minimum of three complete  $\phi_2$  cycles. The RES pulse can be completely asynchronous with the MPU system clock and will be recognized during  $\phi_2$  if setup time t<sub>PCS</sub> is met.

● **Interrupt Request (IRQ)**

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait until it completes the current instruction that is being executed before it recognizes the request. If the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Program Counter, Index Register, Accumulators, and Condition Code Register are stored away on the stack.

Next the MPU will respond to the interrupt request by setting the interrupt mask bit "1" so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory. Interrupt timing is shown in Fig. 14.

The HALT line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while HALT is "Low". The IRQ has a high impedance pullup device internal to the chip; however a 3k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

● **Non-Maskable Interrupt (NMI) and Wait for Interrupt (WAI)**

The MPU is capable of handling two types of interrupts: maskable (IRQ) as described earlier, and non-maskable (NMI). IRQ is maskable by the interrupt mask in the Condition Code Register while NMI is not maskable. The handling of these interrupts by the MPU is the same except that each has its own vector address. The behavior of the MPU when interrupted is shown in Fig. 14 which details the MPU response to an interrupt while the MPU is executing the control program. The interrupt shown could be either IRQ or NMI and can be asynchronous with respect to  $\phi_2$ . The interrupt is shown going "Low" at time t<sub>PCS</sub> in cycle #0 which precedes the first cycle of an instruction (OP code fetch). This instruction is not executed but instead the Program Counter (PC), Index Register (IX), Accumulators (ACCX), and the Condition Code Register (CCR) are pushed onto the stack.

The Interrupt Mask bit is set to prevent further interrupts. The address of the interrupt service routine is then fetched from FFFC, FFFD for an NMI interrupt and from FFF8, FFF9 for an IRQ interrupt. Upon completion of the interrupt service routine, the execution of RTI will pull the PC, IX, ACCX, and CCR off of the stack; the Interrupt Mask bit is restored to its condition prior to interrupts. Fig. 15 is a similar interrupt sequence, except in this case, a WAIT instruction has been executed in preparation for the interrupt. This technique speeds up the MPU's response to the interrupt because the stacking of





Figure 14 Interrupt Timing



(NOTE) Midrange waveform indicates high impedance state.

Figure 15 WAI Instruction Timing

the PC, IX, ACCX, and the CCR is already done.

While the MPU is waiting for the interrupt, Bus Available will go "High" indicating the following states of the control lines: VMA is "Low", and the Address Bus, R/W and Data Bus are all in the high impedance state. After the interrupt occurs, it is serviced as previously described.

**Table 1 Memory Map for Interrupt Vectors**

Vector		Description
MS	LS	
FFFE	FFFF	Restart
FFFC	FFFD	Non-maskable Interrupt
FFFA	FFFB	Software Interrupt
FFF8	FFF9	Interrupt Request


Refer to Figure 18 for program flow for Interrupts.

● **Three State Control (TSC)**

When the Three State Control (TSC) line is "High" level, the Address Bus and the R/W line are placed in a high impedance state. VMA and BA are forced "Low" when TSC = "High" to prevent false reads or writes on any device enabled by VMA. It is necessary to delay program execution while TSC is held "High". This is done by insuring that no transitions of  $\phi_1$  (or  $\phi_2$ ) occur during this period. (Logic levels of the clocks are irrelevant so long as they do not change.)

Since the MPU is a dynamic device, the  $\phi_1$  clock can be stopped for a maximum time  $PW_{CH1}$  without destroying data within the MPU. TSC then can be used in a short Direct Memory Access (DMA) application.

Fig. 16 shows the effect of TSC on the MPU. The Address Bus and R/W line will reach the high impedance state at  $t_{TSD}$  (three-state delay), with VMA being forced "Low". In this example, the Data Bus is also in the high impedance state while  $\phi_2$  is being held "Low" since  $DBE = \phi_2$ . At this point in time, a DMA transfer could occur on cycles #3 and #4. When TSC is returned "Low", the MPU address and R/W lines return to the bus. Because it is too late in cycle #5 to access memory, this cycle is dead and used for synchronization. Program execution resumes in cycle #6.



**Figure 16 TSC Control Timing**

● **Valid Memory Address (VMA)**

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active "High" signal.

● **Halt (HALT)**

When this input is in the "Low" state, all activity in the machine will be halted. This input is level sensitive.

The HALT line provides an input to the MPU to allow control or program execution by an outside source. If HALT is "High", the MPU will execute the instructions; if it is "Low", the MPU will go to a halted or idle mode. A response signal, Bus Available (BA) provides an indication of the current MPU status. When BA is "Low", the MPU is in the process of executing the control program; if BA is "High", the MPU has halted and all internal activity has stopped.

When BA is "High", the Address Bus, Data Bus, and R/W line will be in a high impedance state, effectively removing the MPU from the system bus. VMA is forced "Low" so that the floating system bus will not activate any device on the bus that is enabled by VMA.

While the MPU is halted, all program activity is stopped, and if either an NMI or IRQ interrupt occurs, it will be latched into the MPU and acted on as soon as the MPU is taken out of the halted mode. If a RES command occurs while the MPU is halted, the following states occur: VMA = "Low", BA = "Low", Data Bus = high impedance, R/W = "High" (read state), and the Address Bus will contain address FFFE as long as RES is "Low". As soon as the RES line goes "High", the MPU will go to locations FFFE and FFFF for the address of the reset routine.

Fig. 18 shows the timing relationships involved when halting the MPU. The instruction illustrated is a one byte, 2 cycle instruction such as CLRA. When HALT goes "Low", the MPU will halt after completing execution of the current instruction. The transition of HALT must occur  $t_{PCS}$  before the trailing edge of  $\phi_1$  of the last cycle of an instruction (point A of Fig. 18). HALT must not go "Low" any time later than the minimum  $t_{PCS}$  specified.





Figure 17 MPU Interrupt Flow Chart



(NOTE) 1. Oblique lines indicate indeterminate range of data.  
 2. Midrange waveform indicates high impedance state.

Figure 18 HALT and Single Instruction Execution for System Debug

Table 2 Operation States of MPU and Signal Outputs (Except the Execution of Instruction)

Signals	Halt state	Reset state	Halt and Reset state	WAI state	TSC state
BA	"H"	"L"	"L"	"H"	"L"
VMA	"L"	"L"	"L"	"L"	"L"
R/W	"T"	"H"	"H"	"T"	"T"
A <sub>0</sub> ~ A <sub>15</sub>	"T"	(FFE) <sub>16</sub>	(FFE) <sub>16</sub>	"T"	"T"
D <sub>0</sub> ~ D <sub>7</sub>	"T"	"T"	"T"	"T"	-

"T" indicates high impedance state.

The fetch of the OP code by the MPU is the first cycle of the instruction. If HALT had not been "Low" at Point A but went "Low" during  $\phi_2$  of the cycle, the MPU would have halted after completion of the following instruction. BA will go "High" by time  $t_{BA}$  (bus available delay time) after the last instruction cycle. At this point in time, VMA is "Low" and R/W, Address Bus, and the Data Bus are in the high impedance state.

To debug programs it is advantageous to step through programs instruction by instruction. To do this, HALT must be brought "High" for one MPU cycle and then returned "Low" as shown at point B of Fig. 18. Again, the transitions of HALT must occur  $t_{PCS}$  before the trailing edge of  $\phi_1$ . BA will go "Low" at  $t_{BA}$  after the leading edge of the next  $\phi_1$ , indicating that the Address Bus, Data Bus, VMA and R/W lines are back on the bus. A single byte, 2 cycle instruction such as LSR is used for this example also. During the first cycle, the instruction Y is fetched from address M+1. BA returns "High" at  $t_{BA}$  on the last cycle of the instruction indicating the MPU is off the bus, if instruction Y had been three cycles, the width of the BA "Low" time would have been increased by one cycle.

Table 2 shows the relation between the state of MPU and signal outputs.

### MPU INSTRUCTION SET

This Section will provide a brief introduction and discuss their use in developing HD6800 MPU control programs. The HD6800 MPU has a set of 72 different executable source instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

Each of the 72 executable instructions of the source language assembles into 1 to 3 bytes of machine code. The number of bytes depends on the particular instruction and on the addressing mode. (The addressing modes which are available for use with the various executive instructions are discussed later.)

The coding of the first (or only) byte corresponding to an executable instruction is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 72 instructions in all valid modes of addressing, are shown in Table 3. There are 197 valid machine codes, 59 of the 256 possible codes being unassigned.

When an instruction translates into two or three bytes of code, the second byte, or second and third bytes contain(s) an operand, an address, or information from which an address is obtained during execution.

Microprocessor instructions are often divided into three general classifications; (1) memory reference, so called because they operate on specific memory locations; (2) operating instructions that function without needing a memory reference; (3) I/O instructions for transferring data between the microprocessor and peripheral devices.

In many instances, the HD6800 MPU performs the same operation on both its internal accumulators and the external

memory locations. In addition, the HD6800 MPU allow the MPU to treat peripheral devices exactly like other memory locations, hence, no I/O instructions as such are required. Because of these features, other classifications are more suitable for introducing the HD6800's instruction set: (1) Accumulator and memory operations; (2) Program control operations; (3) Condition Code Register operations.

For Accumulator and Memory Operations, refer to Table 4.

Table 3 Hexadecimal Values of Machine Codes

LSB MSB	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	*	NOP (IMP)	*	*	*	*	TAP (IMP)	TPA (IMP)	INX (IMP)	DEX (IMP)	CLV (IMP)	SEV (IMP)	CLC (IMP)	SEC (IMP)	CLI (IMP)	SEI (IMP)
1	SBA (A, B)	CBA (A, B)	*	*	*	*	TAB (IMP)	TBA (IMP)	*	DAA (IMP)	*	ABA (IMP)	*	*	*	*
2	BRA (REL)	*	BHI (REL)	BLS (REL)	BCC (REL)	BCS (REL)	BNE (REL)	BEO (REL)	BVC (REL)	BVS (REL)	BPL (REL)	BMI (REL)	BGE (REL)	BLT (REL)	BGT (REL)	BLE (REL)
3	TSX (IMP)	INS (IMP)	PUL (A)	PUL (B)	DES (IMP)	TXS (IMP)	PSH (B)	PSH (B)	*	RTS (IMP)	*	RTI (IMP)	*	*	WAI (IMP)	SWI (IMP)
4	NEG (A)	*	*	COM (A)	LSR (A)	*	ROR (A)	ASR (A)	ASL (A)	ROL (A)	DEC (A)	*	INC (A)	TST (A)	*	CLR (A)
5	NEG (B)	*	*	COM (B)	LSR (B)	*	ROR (B)	ASR (B)	ASL (B)	ROL (B)	DEC (B)	*	INC (B)	TST (B)	*	CLR (B)
6	NEG (IND)	*	*	COM (IND)	LSR (IND)	*	ROR (IND)	ASR (IND)	ASL (IND)	ROL (IND)	DEC (IND)	*	INC (IND)	TST (IND)	JMP (IND)	CLR (IND)
7	NEG (EXT)	*	*	COM (EXT)	LSR (EXT)	*	ROR (EXT)	ASR (EXT)	ASL (EXT)	ROL (EXT)	DEC (EXT)	*	INC (EXT)	TST (EXT)	JMP (EXT)	CLR (EXT)
8	SUB (IMM) (A)	CMP (IMM) (A)	SBC (IMM) (A)	*	AND (IMM) (A)	BIT (IMM) (A)	LDA (IMM) (A)	*	EOR (IMM) (A)	ADC (IMM) (A)	ORA (IMM) (A)	ADD (IMM) (A)	CPX (IMM) (A)	BSR (REL)	LDS (IMM)	*
9	SUB (DIR) (A)	CMP (DIR) (A)	SBC (DIR) (A)	*	AND (DIR) (A)	BIT (DIR) (A)	LDA (DIR) (A)	STA (DIR) (A)	EOR (DIR) (A)	ADC (DIR) (A)	ORA (DIR) (A)	ADD (DIR) (A)	CPX (DIR) (A)	*	LDS (DIR)	STS (DIR)
A	SUB (IND) (A)	CMP (IND) (A)	SBC (IND) (A)	*	AND (IND) (A)	BIT (IND) (A)	LDA (IND) (A)	STA (IND) (A)	EOR (IND) (A)	ADC (IND) (A)	ORA (IND) (A)	ADD (IND) (A)	CPX (IND) (A)	JSR (IND)	LDS (IND)	STS (IND)
B	SUB (EXT) (A)	CMP (EXT) (A)	SBC (EXT) (A)	*	AND (EXT) (A)	BIT (EXT) (A)	LDA (EXT) (A)	STA (EXT) (A)	EOR (EXT) (A)	ADC (EXT) (A)	ORA (EXT) (A)	ADD (EXT) (A)	CPX (EXT) (A)	JSR (EXT)	LDS (EXT)	STS (EXT)
C	SUB (IMM) (B)	CMP (IMM) (B)	SBC (IMM) (B)	*	AND (IMM) (B)	BIT (IMM) (B)	LDA (IMM) (B)	*	EOR (IMM) (B)	ADC (IMM) (B)	ORA (IMM) (B)	ADD (IMM) (B)	*	*	LDX (IMM)	*
D	SUB (DIR) (B)	CMP (DIR) (B)	SBC (DIR) (B)	*	AND (DIR) (B)	BIT (DIR) (B)	LDA (DIR) (B)	STA (DIR) (B)	EOR (DIR) (B)	ADC (DIR) (B)	ORA (DIR) (B)	ADD (DIR) (B)	*	*	LDX (DIR) (B)	STX (DIR) (B)
E	SUB (IND) (B)	CMP (IND) (B)	SBC (IND) (B)	*	AND (IND) (B)	BIT (IND) (B)	LDA (IND) (B)	STA (IND) (B)	EOR (IND) (B)	ADC (IND) (B)	ORA (IND) (B)	ADD (IND) (B)	*	*	LDX (IND)	STX (IND)
F	SUB (EXT) (B)	CMP (EXT) (B)	SBC (EXT) (B)	*	AND (EXT) (B)	BIT (EXT) (B)	LDA (EXT) (B)	STA (EXT) (B)	EOR (EXT) (B)	ADC (EXT) (B)	ORA (EXT) (B)	ADD (EXT) (B)	*	*	LDX (EXT)	STX (EXT)

DIR = Direct Addressing Mode      IND = Index Addressing Mode      A = Accumulator A  
 EXT = Extended Addressing Mode      IMP = Implied Addressing Mode      B = Accumulator B  
 IMM = Immediate Addressing Mode      REL = Relative Addressing Mode

Table 4 Accumulator and Memory Operations

Operation	Mnemonic	Addressing Modes					Boolean/ Arithmetic Operation	Cond. Code Reg.												
		IMMED	DIRECT	INDEX	EXTND	IMPLIED		5	4	3	2	1	0							
		OP ~ #	OP ~ #	OP ~ #	OP ~ #	OP ~ #		H	I	N	Z	V	C							
Add	ADDA	8B	2	2	9B	3	2	AB	5	2	BB	4	3	A + M → A	↑	↑	↑	↑	↑	↑
	ADDB	CB	2	2	DB	3	2	EB	5	2	FB	4	3	B + M → B	↑	↑	↑	↑	↑	↑
Add Acmltrs	ABA													A + B → A	↑	↑	↑	↑	↑	↑
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	B9	4	3	A + M + C → A	↑	↑	↑	↑	↑	↑
	ADCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3	B + M + C → B	↑	↑	↑	↑	↑	↑
And	ANDA	84	2	2	94	3	2	A4	5	2	B4	4	3	A · M → A	↑	↑	↑	↑	↑	↑
	ANDB	C4	2	2	D4	3	2	E4	5	2	F4	4	3	B · M → B	↑	↑	↑	↑	↑	↑
Bit Test	BITA	85	2	2	95	3	2	A5	5	2	B5	4	3	A · M	↑	↑	↑	↑	↑	↑
	BITB	C5	2	2	D5	3	2	E5	5	2	F5	4	3	B · M	↑	↑	↑	↑	↑	↑
Clear	CLR							6F	7	2	7F	6	3	00 → M	↑	↑	↑	↑	↑	↑
	CLRA													00 → A	↑	↑	↑	↑	↑	↑
Compare	CMPA	81	2	2	91	3	2	A1	5	2	B1	4	3	A - M	↑	↑	↑	↑	↑	↑
	CMPB	C1	2	2	D1	3	2	E1	5	2	F1	4	3	B - M	↑	↑	↑	↑	↑	↑
Compare Acmltrs	CBA													A - B	↑	↑	↑	↑	↑	↑
	COM													M → M	↑	↑	↑	↑	↑	↑
Complement, 1's	COMA													~A → A	↑	↑	↑	↑	↑	↑
	COMB													~B → B	↑	↑	↑	↑	↑	↑
Complement, 2's (Negate)	NEG													00 - M → M	↑	↑	↑	↑	↑	↑
	NEGA													00 - A → A	↑	↑	↑	↑	↑	↑
Decimal Adjust, A	NEGB													00 - B → B	↑	↑	↑	↑	↑	↑
	DAA													Converts Binary Add of BCD Characters into BCD Format	↑	↑	↑	↑	↑	↑
Decrement	DEC													M - 1 → M	↑	↑	↑	↑	↑	↑
	DECA													A - 1 → A	↑	↑	↑	↑	↑	↑
Exclusive OR	DECB													B - 1 → B	↑	↑	↑	↑	↑	↑
	EXORA	88	2	2	98	3	2	A8	5	2	B8	4	3	A ⊕ M → A	↑	↑	↑	↑	↑	↑
Increment	EXORB	C8	2	2	D8	3	2	E8	5	2	F8	4	3	B ⊕ M → B	↑	↑	↑	↑	↑	↑
	INC													M + 1 → M	↑	↑	↑	↑	↑	↑
Load Acmltr	INCA													A + 1 → A	↑	↑	↑	↑	↑	↑
	INCB													B + 1 → B	↑	↑	↑	↑	↑	↑
Or, Inclusive	LDAA	86	2	2	96	3	2	A6	5	2	B6	4	3	M → A	↑	↑	↑	↑	↑	↑
	LDAB	C6	2	2	D6	3	2	E6	5	2	F6	4	3	M → B	↑	↑	↑	↑	↑	↑
Push Data	ORAA	8A	2	2	9A	3	2	AA	5	2	BA	4	3	A + M → A	↑	↑	↑	↑	↑	↑
	ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3	B + M → B	↑	↑	↑	↑	↑	↑
Pull Data	PSHA													A → Msp, SP - 1 → SP	↑	↑	↑	↑	↑	↑
	PSHB													B → Msp, SP - 1 → SP	↑	↑	↑	↑	↑	↑
Rotate Left	PULA													SP + 1 → SP, Msp → A	↑	↑	↑	↑	↑	↑
	PULB													SP + 1 → SP, Msp → B	↑	↑	↑	↑	↑	↑
Rotate Right	ROL													M	↑	↑	↑	↑	↑	↑
	ROLA													A	↑	↑	↑	↑	↑	↑
Shift Left, Arithmetic	ROLB													B	↑	↑	↑	↑	↑	↑
	ROR													M	↑	↑	↑	↑	↑	↑
Shift Right, Arithmetic	RORA													A	↑	↑	↑	↑	↑	↑
	RORB													B	↑	↑	↑	↑	↑	↑
Store Acmltr	ASL													M	↑	↑	↑	↑	↑	↑
	ASLA													A	↑	↑	↑	↑	↑	↑
Transfer Acmltrs	ASLB													B	↑	↑	↑	↑	↑	↑
	ASRA													M	↑	↑	↑	↑	↑	↑
Test Zero or Minus	ASRB													A	↑	↑	↑	↑	↑	↑
	LSR													M	↑	↑	↑	↑	↑	↑
Subtract	LSRA													A	↑	↑	↑	↑	↑	↑
	LSRB													B	↑	↑	↑	↑	↑	↑
Subtr with Carry	STAA													A → M	↑	↑	↑	↑	↑	↑
	STAB													B → M	↑	↑	↑	↑	↑	↑
Transfer Acmltrs	STAB	80	2	2	90	3	2	A0	5	2	B0	4	3	A - M → A	↑	↑	↑	↑	↑	↑
	SUBB	C0	2	2	D0	3	2	E0	5	2	F0	4	3	B - M → B	↑	↑	↑	↑	↑	↑
Test Zero or Minus	SBA													A - B → A	↑	↑	↑	↑	↑	↑
	SBCA	82	2	2	92	3	2	A2	5	2	B2	4	3	A - M - C → A	↑	↑	↑	↑	↑	↑
Test Zero or Minus	SBCB	C2	2	2	D2	3	2	E2	5	2	F2	4	3	B - M - C → B	↑	↑	↑	↑	↑	↑
	TAB													A → B	↑	↑	↑	↑	↑	↑
Test Zero or Minus	TBA													B → A	↑	↑	↑	↑	↑	↑
	TST													M - 00	↑	↑	↑	↑	↑	↑
Test Zero or Minus	TSTA													A - 00	↑	↑	↑	↑	↑	↑
	TSTB													B - 00	↑	↑	↑	↑	↑	↑

LEGEND:

OP Operation Code (Hexadecimal)  
 ~ Number of MPU Cycles  
 # Number of Program Bytes  
 + Arithmetic Plus  
 - Arithmetic Minus  
 · Boolean AND  
 Msp Contents of memory location pointed to be Stack Pointer

CONDITION CODE SYMBOLS:

H Half-carry from bit 3  
 I Interrupt mask  
 N Negative (sign bit)  
 Z Zero (byte)  
 V Overflow, 2's complement  
 C Carry from bit 7  
 R Reset Always  
 S Set Always  
 † Test and set if true, cleared otherwise  
 • Not Affected

(Note) Accumulator addressing mode instructions are included in the column for IMPLIED addressing.

CONDITION CODE REGISTER NOTES:

- (Bit set if test is true and cleared otherwise)
- ① (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result ≠ 00000000?
- ③ (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set.)
- ④ (Bit V) Test: Operand = 10000000 prior to execution?
- ⑤ (Bit V) Test: Operand = 01111111 prior to execution?
- ⑥ (Bit V) Test: Set equal to result of N③C after shift has occurred.

■ PROGRAM CONTROL OPERATIONS

Program Control operation can be subdivided into two categories: (1) Index Register/Stack Pointer instructions: (2) Jump and Branch of operations.

● Index Register/Stack Pointer Operations

The instructions for direct operation on the MPU's Index Register and Stack Pointer are summarized in Table 5. Decrement (DEX, DES), increment (INX, INS), load (LDX, LDS), and store (STX, STS) instructions are provided for both. The Compare instruction, CPX, can be used to compare the Index Register to a 16-bit value and update the Condition Code Register accordingly.

The TSX instruction causes the Index Register to be loaded with the address of the last data byte put onto the "stack". The TXS instruction loads the Stack Pointer with a value equal to one less than the current contents of the Index Register. This causes the next byte to be pulled from the "stack" to come from the location indicated by the Index Register. The utility of these two instructions can be clarified by describing the "stack" concept relative to the HMCS 6800 system.

The "stack" can be thought of as a sequential list of data stored in the MPU's read/write memory. The Stack Pointer contains a 16-bit memory address that is used to access the list from one end on a last-in-first-out (LIFO) basis in contrast to the random access mode used by the MPU's other addressing modes.

The HD6800 MPU instruction set and interrupt structure allow extensive use of the stack concept for efficient handling of data movement, subroutines and interrupts. The instructions can be used to establish one or more "stacks" anywhere in read/write memory. Stack length is limited only by the amount of memory that is made available.

Operation of the Stack Pointer with the Push and Pull instructions is illustrated in Figs. 19 and 20. The Push instruction (PSHA) causes the contents of the indicated accumulator (A in

this example) to be stored in memory at the location indicated by the Stack Pointer. The Stack Pointer is automatically decremented by one following the storage operation and is "pointing" to the next empty stack location.

The Pull instruction (PULA or PULB) causes the last byte stacked to be loaded into the appropriate accumulator. The Stack Pointer is automatically incremented by one just prior to the data transfer so that it will point to the last byte stacked rather than the next empty location. Note that the PULL instruction does not "remove" the data from memory; in the example, 1A is still in location (m+1) following execution of PULA. A subsequent PUSH instruction would overwrite than location with the new "pushed" data.

Execution of the Branch to Subroutine (BSR) and Jump to Subroutine (JSR) instructions cause a return address to be saved on the stack as shown in Figs. 21 through 23. The stack is decremented after each byte of the return address is pushed onto the stack. For both of the these instructions, the return address is the memory location following the bytes of code that correspond to the BSR and JSR instruction. The code required for BSR or JSR may be either two or three bytes, depending on whether the JSR is in the indexed (two bytes) or the extended (three bytes) addressing mode. Before it is stacked, the Program Counter is automatically incremented the correct number of times to be pointing at the location of the next instruction. The Return from Subroutine instruction, RTS, causes the return address to be retrieved and loaded into the Program Counter as shown in Fig. 24.

There are several operations that cause the status of the MPU to be saved on the stack. The Software Interrupt (SWI) and Wait for Interrupt (WAI) instructions as well as the maskable (IRQ) and non-maskable (NMI) hardware interrupts all cause the MPU's internal registers (except for the Stack Pointer itself) to be stacked as shown in Fig. 25. MPU status is restored by the Return from interrupt, RTI, as shown in Fig. 26.

Table 5 Index Register and Stack Pointer Instructions

Operation	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Cond. Code Reg.									
		IMMED			DIRECT			INDEX			EXTND				IMPLIED			5	4	3	2	1	0	
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	H	I	N	Z	V	C	
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	6	2	BC	5	3						①	‡	②	•	•	
Decrement Index Reg	DEX													09	4	1			•	•	•	•	•	•
Decrement Stack Pntr	DES													34	4	1			•	•	•	•	•	•
Increment Index Reg	INX													08	4	1			•	•	•	•	•	•
Increment Stack Pntr	INS													31	4	1			•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	6	2	FE	5	3						•	•	③	‡	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	6	2	BE	5	3						•	•	③	‡	R	•
Store Index Reg	STX				DF	5	2	EF	7	2	FF	6	3						•	•	③	‡	R	•
Store Stack Pntr	STS				9F	5	2	AF	7	2	BF	6	3						•	•	③	‡	R	•
Index Reg → Stack Pntr	TXS													35	4	1			•	•	•	•	•	•
Stack Pntr → Index Reg	TSX													30	4	1			•	•	•	•	•	•

① (Bit N) Test: Sign bit of most significant (MS) byte of result = 1?  
 ② (Bit V) Test: 2's complement overflow from subtraction of ms bytes?  
 ③ (Bit N) Test: Result less than zero? (Bit 15 = 1)




Figure 19 Stack Operation (Push Instruction)




Figure 20 Stack Operation (Pull Instruction)






Figure 21 Program Flow for BSR




Figure 22 Program Flow for JSR (Extended)




Figure 23 Program Flow for JSR (Indexed)





Figure 24 Program Flow for RTS



(NOTE) MS = Most Significant Address Byte  
LS = Least Significant Address Byte

Figure 25 Program Flow for Interrupts




Figure 26 Program Flow for RTI

● **Jump and Branch Operation**

The Jump and Branch instructions are summarized in Table 6. These instructions are used to control the transfer of operation from one point to another in the control program.

The No Operation instruction, NOP, while included here, is a jump operation in a very limited sense. Its only effect is to increment the Program Counter by one. It is useful during program development as a "stand-in" for some other instruction that is to be determined during debug. It is also used for equalizing the execution time through alternate paths in a control program.

Execution of the Jump Instruction, JMP, and Branch Always, BRA, affects program flow as shown in Fig. 27. When the MPU encounters the Jump (Index) instruction, it adds the offset to the value in the Index Register and uses the result as the address of the next instruction to be executed. In the extended addressing mode, the address of the next instruction to be executed is fetched from the two locations immediately following the JMP instruction. The Branch Always (BRA) instruction is similar to the JMP (extended) instruction except that the relative addressing mode applies and the branch is limited to the range within -125 or +127 bytes of the branch instruction itself. The opcode for the BRA instruction requires one less byte than JMP (extended) but takes one more cycle to execute.

The effect on program flow for the Jump to Subroutine (JSR) and Branch to Subroutine (BSR) is shown in Figs. 21 through 23. Note that the Program Counter is properly in-

cremented to be pointing at the correct return address before it is stacked. Operation of the Branch to Subroutine and Jump to Subroutine (extended) instruction is similar except for the range. The BSR instruction requires less opcode than JSR ( bytes versus 3 bytes) and also executes one cycle faster than JSR. The Return from Subroutine, RTS, is used at the end of a subroutine to return to the main program as indicated in Fig. 24.

The effect of executing the Software Interrupt, SWI, and the Wait for Interrupt, WAI, and their relationship to the hardware interrupts is shown in Fig. 25. SWI causes the MPU contents to be stacked and then fetches the starting address of the interrupt routine from the memory locations that respond to the addresses FFFA and FFFB. Note that as in the case of the subroutine instructions, the Program Counter is incremented 1 point at the correct return address before being stacked. The Return from Interrupt instruction, RTI, (Fig. 26) is used at the end of an interrupt routine to restore control to the main program. The SWI instruction is useful for inserting break points in the control program, that is, it can be used to stop operation and put the MPU registers in memory where they can be examined. The WAI instruction is used to decrease the time required to service a hardware interrupt; it stacks the MPU contents and then waits for the interrupt to occur, effectively removing the stacking time from a hardware interrupt sequence.

Table 6 JUMP/BRANCH Instruction

Operation	Mnemonic	Addressing Modes												Branch Test	Cond. Code Reg.						
		RELATIVE			INDEX			EXTND			IMPLIED				5	4	3	2	1	0	
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		H	I	N	Z	V	C	
Branch Always	BRA	20	4	2												•	•	•	•	•	•
Branch If Carry Clear	BCC	24	4	2												•	•	•	•	•	•
Branch If Carry Set	BCS	25	4	2												•	•	•	•	•	•
Branch If = Zero	BEQ	27	4	2												•	•	•	•	•	•
Branch If ≥ Zero	BGE	2C	4	2												•	•	•	•	•	•
Branch If > Zero	BGT	2E	4	2												•	•	•	•	•	•
Branch If Higher	BHI	22	4	2												•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	4	2												•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	4	2												•	•	•	•	•	•
Branch If < Zero	BLT	2D	4	2												•	•	•	•	•	•
Branch If Minus	BMI	2B	4	2												•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	4	2												•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	4	2												•	•	•	•	•	•
Branch If Overflow Set	BVS	29	4	2												•	•	•	•	•	•
Branch If Plus	BPL	2A	4	2												•	•	•	•	•	•
Branch To Subroutine	BSR	8D	8	2												•	•	•	•	•	•
Jump	JMP				6E	4	2	7E	3	3						•	•	•	•	•	•
Jump To Subroutine	JSR				AD	8	2	BD	9	3						•	•	•	•	•	•
No Operation	NOP												01	2	1						
Return From Interrupt	RTI												3B	10	1						
Return From Subroutine	RTS												39	5	1						
Software Interrupt	SWI												3F	12	1						
Wait for Interrupt	WAI												3E	9	1						
														Advances Prog Cntr Only							
																	①				
															•	S	•	•	•		
															•	②	•	•	•		

- ① (All) Load Condition Code Register from Stack. (See Special Operations)
- ② (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable interrupt is required to exit the wait state.




Figure 27 Program Flow for JUMP/BRANCH Instructions

BMI : N = 1;	BEQ : Z = 1;
BPL : N = 0;	BNE : Z = 0;
BVC : V = 0;	BCC : C = 0;
BVS : V = 1;	BCS : C = 1;
BHI : C + Z = 0;	BLT : N ⊕ V = 1;
BLS : C + Z = 1;	BGE : N ⊕ V = 0;
BLE : Z + (N ⊕ V) = 1;	
BGT : Z + (N ⊕ V) = 0;	

Figure 28 Conditional Branch Instructions

The conditional branch instructions, Fig. 28, consists of seven pairs of complementary instructions. They are used to test the results of the preceding operation and either continue with the next instruction in sequence (test fails) or cause a branch to another point in the program (test succeeds).

Four of the pairs are used for simple tests of status bits N, Z, V, and C:

1. Branch on Minus (BMI) and Branch On Plus (BPL) tests the sign bit, N, to determine if the previous result was negative or positive, respectively.
2. Branch On Equal (BEQ) and Branch On Not Equal (BNE) are used to test the zero status bit, Z, to determine whether or not the result of the previous operation was equal to "0". These two instructions are useful following a Compare (CMP) instruction to test for equality between an accumulator and the operand. They are also used following the Bit Test (BIT) to determine whether or not the same bit positions are set in an accumulator and the operand.

3. Branch On Overflow Clear (BVC) and Branch On Overflow Set (BVS) tests the state of the V bit to determine if the previous operation caused an arithmetic overflow.
4. Branch On Carry Clear (BCC) and Branch On Carry Set (BCS) tests the state of the C bit to determine if the previous operation caused a carry to occur. BCC and BCS are useful for testing relative magnitude when the values being tested are regarded as unsigned binary numbers, that is, the values are in the range "00" (lowest) of "FF" (highest). BCC following a comparison (CMP) will cause a branch if the (unsigned) value in the accumulator is higher than or the same as the value of the operand. Conversely, BCS will cause a branch if the accumulator value is lower than the operand.

The Fifth complementary pair, Branch On Higher (BHI) and Branch On Lower or Same (BLS) are in a sense complements to BCC and BCS. BHI tests for both C and Z = "0", if used following a CMP, it will cause a branch if the value in the accumulator is higher than the operand. Conversely, BLS will cause a branch if the unsigned binary value in the accumulator is lower than or the same as the operand.

The remaining two pairs are useful in testing results of operations in which the values are regarded as signed two's complement numbers. This differs from the unsigned binary case in the following sense: In unsigned, the orientation is higher or lower; in signed two's complement, the comparison is between larger or smaller where the range of values is between -128 and +127.

Branch On Less Than Zero (BLT) and Branch On Greater Than Or Equal Zero (BGE) test the status bits for  $N \oplus V = "1"$  and  $N \oplus V = "0"$ , respectively. BLT will always cause a branch following an operation in which two negative numbers were added. In addition, it will cause a branch following a CMP in which the value in the accumulator was negative and the operand was positive. BLT will never cause a branch following a CMP in which the accumulator value was positive and the operand negative. BGE, the complement to BLT, will cause a branch following operations in which two positive values were added or in which the result was "0".


The last pair, Branch On Less Than Or Equal Zero (BLE) and Branch On Greater Than Zero (BGT) test the status bits for  $Z \oplus (N + V) = "1"$  and  $Z \oplus (N + V) = "0"$ , respectively. The action of BLE is identical to that for BLT except that a branch will also occur if the result of the previous result was "0". Conversely, BGT is similar to BGE except that no branch will occur following a "0" result.

■ **CONDITION CODE REGISTER OPERATIONS**

The Condition Code Register (CCR) is a 6-bit register within the MPU that is useful in controlling program flow during system operation. The bits are defined in Fig. 29.

The instructions shown in Table 7 are available to the user for direct manipulation of the CCR. In addition, the MPU automatically sets or clears the appropriate status bits as many of the other instructions on the condition code register was indicated as they were introduced.

Systems which require an interrupt window to be opened under program control should use a CLI-NOP-SEI sequence rather than CLI-SEI.



H = Half-carry; set whenever a carry from b3 to b4 of the result is generated by ADD, ABA, ADC; cleared if no b3 to b4 carry; not affected by other instructions.

I = Interrupt Mask; set by hardware of software interrupt or SEI instruction; cleared by CLI instruction. (Normally not used in arithmetic operations.) Restored to a "0" as a result of an RTI instruction if IM stored on the stack is "0"

N = Negative; set if high order bit (b7) of result is set; cleared otherwise.

Z = Zero; set if result = "0"; cleared otherwise.

V = Overflow; set if there was arithmetic overflow as a result of the operation; cleared otherwise.

C = Carry; set if there was a carry from the most significant bit (b7) of the result; cleared otherwise.

Figure 29 Condition Code Register Bit Definition

■ **ADDRESSING MODES**

The MPU operates on 8-bit binary numbers presented to it via the Data Bus. A given number (byte) may represent either data or an instruction to be executed, depending on where it is encountered in the control program. The HD6800 MPU has 72 unique instructions, however, it recognizes and takes action on 197 of the 256 possibilities that can occur using an 8-bit word length. This larger number of instructions results from the fact that many of the executive instructions have more than one addressing mode.

Table 7 Condition Code Register Instructions

Operations	Mnemonic	Addressing Mode			Boolean Operation	Cond. Code Reg.						
		IMPLIED				5	4	3	2	1	0	
		OP	~	#		H	I	N	Z	V	C	
Clear Carry	CLC	0C	2	1	0 → C	•	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2	1	0 → I	•	R	•	•	•	•	•
Clear Overflow	CLV	0A	2	1	0 → V	•	•	•	•	R	•	•
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2	1	1 → I	•	S	•	•	•	•	•
Set Overflow	SEV	0B	2	1	1 → V	•	•	•	•	•	S	•
Acmtr A → CCR	TAP	06	2	1	A → CCR	①						
CCR → Acmtr A	TPA	07	2	1	CCR → A	•	•	•	•	•	•	•

R = Reset  
S = Set  
• = Not affected

① (ALL) Set according to the contents of Accumulator A.

These addressing modes refer to the manner in which the program causes the MPU to obtain its instructions and data. The programmer must have a method for addressing the MPU's internal registers and all of the external memory locations.

Selection of the desired addressing mode is made by the user as the source statements are written. Translation into appropriate opcode then depends on the method used. If manual translation is used, the addressing mode is implied in the opcode. For example, the Immediate, Direct, Indexed, and Extended modes may all be used with the ADD instruction. The proper mode is determined by selecting (hexidecimal notation) 8B, 9B, AB, or BB, respectively.

The source statement format includes adequate information for the selection if an assembler program is used to generate the opcode. For instance, the Immediate mode is selected by the

Assembler whenever it encounters the “#” symbol in the operand field. Similarly, an “X” in the operand field causes the Indexed mode to be selected. Only the Relative mode applies to the branch instructions, therefore, the mnemonic instruction itself is enough for the Assembler to determine addressing mode.

For the instructions that use both Direct and Extended modes, the Assembler selects the Direct mode if the operand value is in the range 0~255 and Extended otherwise. There are a number of instructions for which the Extended mode is valid but the Direct is not. For these instructions, the Assembler automatically selects the Extended mode even if the operand is in the 0~255 range. The addressing modes are summarized in Fig. 30.




Figure 30 Addressing Mode Summary

● **Implied (Includes "Accumulator Addressing" Mode)**

The successive fields in a statement are normally separated by one or more spaces. An exception to this rule occurs for instructions that use dual addressing in the operand field and for instructions that must distinguish between the two accumulators. In these cases, A and B are "operands" but the space between them and the operator may be omitted. This is commonly done, resulting in apparent four character mnemonics for those instructions.

The addition instruction, ADD, provides an example of dual addressing in the operand fields;

Operator	Operand	Comment
ADDA	MEM12	ADD CONTENTS OF MEM12 TO ACCA
or ADDB	MEM12	ADD CONTENTS OF MEM12 TO ACCB

The example used earlier for the test instruction, TST, also applies to the accumulators and uses the "accumulator addressing mode" to designate which of the two accumulators is being tested:

Operator	Comment
TSTB	TEST CONTENTS OF ACCB
or TSTA	TEST CONTENTS OF ACCA

A number of the instructions either alone or together with an accumulator operand contain all of the address information that is required, that is, "inherent" in the instruction, itself. For instance, the instruction ABA causes the MPU to add the contents of accumulators A and B together and place the result in accumulator A. The instruction INCB, another example of "accumulator addressing", causes the contents of accumulator B to be increased by one. Similarly, INX, increment the Index Register, causes the contents of the Index Register to be increased by one.

Program flow for instructions of this type is illustrated in Figures 31 and 32. In these figures, the general case is shown on the left and a specific example is shown on the right. Numerical examples are in decimal notation. Instructions of this type require only one byte of opcode. Cycle-by-cycle operation of the implied mode is shown in Table 8.




Figure 31 Implied Addressing




Figure 32 Accumulator Addressing

● **Immediate Addressing Mode**

In the Immediate addressing mode, the operand is the value that is to be operated on. For instance, the instruction

Operator	Operand	Comment
LDA	#25	LOAD 25 INTO ACCA

causes the MPU to "immediately load accumulator A with the value 25"; no further address reference is required. The Immediate mode is selected by preceding the operand value with the "#" symbol. Program flow for this addressing mode is illustrated in Fig. 33.

The operand format allows either properly defined symbols or numerical values. Except for the instructions CPX, LDX, and LDS, the operand may be any value in the range 0 ~ 255. Since Compare Index Register (CPX), Load Index Register (LDX), Load Stack Pointer (LDS), require 16-bit values, the immediate mode for these three instructions require two-byte operands.

Table 9 shows the cycle-by-cycle operation for the immediate addressing mode.




Figure 33 Immediate Addressing Mode



Table 8 Implied Mode Cycle by Cycle Operation

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus	
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Op Code of Next Instruction	
	4	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Op Code of Next Instruction	
		3	0	Previous Register Contents	1	Irrelevant Data (NOTE 1)	
	PSH	4	1	1	Op Code Address	1	Op Code
			2	1	Op Code Address + 1	1	Op Code of Next Instruction
			3	1	Stack Pointer	0	Accumulator Data
4			0	Stack Pointer - 1	1	Accumulator Data	
PUL	4	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Op Code of Next Instruction	
		3	0	Stack Pointer	1	Irrelevant Data (NOTE 1)	
		4	1	Stack Pointer + 1	1	Operand Data from Stack	
TSX	4	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Op Code of Next Instruction	
		3	0	Stack Pointer	1	Irrelevant Data (NOTE 1)	
		4	0	New Index Register	1	Irrelevant Data (NOTE 1)	
TXS	4	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Op Code of Next Instruction	
		3	0	Index Register	1	Irrelevant Data	
		4	0	New Stack Pointer	1	Irrelevant Data	
RTS	5	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Irrelevant Data (NOTE 2)	
		3	0	Stack Pointer	1	Irrelevant Data (NOTE 1)	
		4	1	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)	
		5	1	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)	
WAI	9	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Op Code of Next Instruction	
		3	1	Stack Pointer	0	Return Address (Low Order Byte)	
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)	
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)	
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)	
		7	1	Stack Pointer - 4	0	Contents of Accumulator A	
		8	1	Stack Pointer - 5	0	Contents of Accumulator B	
		9	1	Stack Pointer - 6 (NOTE 3)	1	Contents of Cond. Code Register	
RTI	10	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Irrelevant Data (NOTE 2)	
		3	0	Stack Pointer	1	Irrelevant Data (NOTE 1)	
		4	1	Stack Pointer + 1	1	Contents of Cond. Code Register from Stack	
		5	1	Stack Pointer + 2	1	Contents of Accumulator B from Stack	
		6	1	Stack Pointer + 3	1	Contents of Accumulator A from Stack	
		7	1	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)	
		8	1	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)	
		9	1	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)	
		10	1	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)	
SWI	12	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Irrelevant Data (NOTE 1)	
		3	1	Stack Pointer	0	Return Address (Low Order Byte)	
		4	1	Stack Pointer - 1	0	Return Address (High Order Byte)	
		5	1	Stack Pointer - 2	0	Index Register (Low Order Byte)	
		6	1	Stack Pointer - 3	0	Index Register (High Order Byte)	
		7	1	Stack Pointer - 4	0	Contents of Accumulator A	
		8	1	Stack Pointer - 5	0	Contents of Accumulator B	
		9	1	Stack Pointer - 6	0	Contents of Cond. Code Register	
		10	0	Stack Pointer - 7	1	Irrelevant Data (NOTE 1)	
		11	1	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)	
		12	1	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)	

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

NOTE 2. Data is ignored by the MPU.

NOTE 3. While the MPU is waiting for the interrupt, Bus Available will go "High" indicating the following states of the control lines: VMA is "Low"; Address Bus, R/W, and Data Bus are all in the high impedance state.

Table 9 Immediate Mode Cycle by Cycle Operation

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus	
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	2	1	1	Op Code Address	1	Op Code	
		2	1	Op Code Address + 1	1	Operand Data	
CPX LDS LDX		3	1	1	Op Code Address	1	Op Code
			2	1	Op Code Address + 1	1	Operand Data (High Order Byte)
			3	1	Op Code Address + 2	1	Operand Data (Low Order Byte)

• Direct and Extended Addressing Modes

In the Direct and Extended modes of addressing, the operand field of the source statement is the address of the value that is to be operated on. The Direct and Extended modes differ only in the range of memory locations to which they can direct the MPU. Direct addressing generates a single 8-bit operand and, hence, can address only memory locations 0 ~ 255; a two byte operand is generated for Extended addressing, enabling the MPU to reach the remaining memory locations, 256 ~ 65535. An example of Direct addressing and its effect on program flow is illustrated in Fig. 34.

Table 10 shows the cycle-by-cycle operations of this mode.

The MPU, after encountering the opcode for the instruction LDAA (Direct) at memory location 5004 (Program Counter = 5004), looks in the next location, 5005, for the address of the operand. It then sets the program counter equal to the value found there (100 in the example) and fetches the operand, in

this case a value to be loaded into accumulator A, from that location. For instructions requiring a two-byte operand such as LDX (Load the Index Register), the operand bytes would be retrieved from locations 100 and 101.

Extended addressing, Fig. 35, is similar except that a two-byte address is obtained from locations 5007 and 5008 after the LDAB (Extended) opcode shows up in location 5006. Extended addressing can be thought of as the "standard" addressing mode, that is, it is a method of reaching anyplace in memory. Direct addressing, since only one address byte is required, provides a faster method of processing data and generates fewer bytes of control code. In most applications, the direct addressing range, memory locations 0 ~ 255, are reserved for RAM. They are used for data buffering and temporary storage of system variables, the area in which faster addressing is of most value, Cycle-by-cycle operation is shown in Table 11 for Extended Addressing.

Table 10 Direct Mode Cycle by Cycle Operation

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	3	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand
		3	1	Address of Operand	1	Operand Data
CPX LDS LDX	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand
		3	1	Address of Operand	1	Operand Data (High Order Byte)
		4	1	Operand Address + 1	1	Operand Data (Low Order Byte)
STA	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Destination Address
		3	0	Destination Address	1	Irrelevant Data (NOTE 1)
		4	1	Destination Address	0	Data from Accumulator
STS STX	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand
		3	0	Address of Operand	1	Irrelevant Data (NOTE 1)
		4	1	Address of Operand	0	Register Data (High Order Byte)
		5	1	Address of Operand + 1	0	Register Data (Low Order Byte)

NOTE 1. If device which is address during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

Table 11 Extended Mode Cycle by Cycle

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
STS STX	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	0	Address of Operand	1	Irrelevant Data (NOTE 1)
		5	1	Address of Operand	0	Operand Data (High Order Byte)
		6	1	Address of Operand + 1	0	Operand Data (Low Order Byte)
JSR	9	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	1	Subroutine Starting Address	1	Op Code of Next Instruction
		5	1	Stack Pointer	0	Return Address (Low Order Byte)
		6	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		7	0	Stack Pointer - 2	1	Irrelevant Data (NOTE 1)
		8	0	Op Code Address + 2	1	Irrelevant Data (NOTE 1)
		9	1	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
JMP	3	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	1	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data
CPX LDS LDX	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Operand Data (High Order Byte)
STA A STA B	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	1	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	0	Operand Destination Address	1	Irrelevant Data (NOTE 1)
		5	1	Operand Destination Address	0	Data from Accumulator
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	1	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	1	Address of Operand	1	Current Operand Data
		5	0	Address of Operand	1	Irrelevant Data (NOTE 1)
		6	1/0 (NOTE 2)	Address of Operand	0	New Operand Data (NOTE 2)

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.  
NOTE 2. For TST, VMA = 0 and Operand data does not change.




Figure 34 Direct Addressing Mode




Figure 35 Extended Addressing Mode

● **Relative Address Mode**

In both the Direct and Extended modes, the address obtained by the MPU is an absolute numerical address. The Relative addressing mode, implemented for the MPU's branch instructions, specifies a memory location relative to the Program Counter's current location. Branch instructions generate two bytes of machine code, one for the instruction opcode and one for the "relative" address (see Fig. 36). Since it is desirable to be able to branch in either direction, the 8-bit address byte is interpreted as a signed 7-bit value; the 8th bit of the operand is treated as a sign bit, "0" = plus and "1" = minus. The remaining seven bits represent the numerical value. This result in a relative addressing range of  $\pm 127$  with respect to the location of the branch instruction itself. However, the branch range is computed with respect to the next instruction that would be executed if the branch conditions are not satisfied. Since two bytes are generated, the next instruction is located at PC+2. If, D is defined as the address of the branch destination, the range is then;

$$\begin{aligned} & (PC+2) - 128 \leq D \leq (PC+2) + 127 \\ \text{or} \quad & PC - 126 \leq D \leq PC + 129 \end{aligned}$$

that is, the destination of the branch instruction must be within -126 to +129 memory locations of the branch instruction itself. For transferring control beyond this range, the unconditional jump (JMP), jump to subroutine (JSR), and return from subroutine (RTS) are used.

In Fig. 36, when the MPU encounters the opcode for BEQ (Branch if result of last instruction was zero), it tests the Zero bit in the Condition Code Register. If that bit is "0", indicating a non-zero result, the MPU continues execution with the next instruction (in location 5010 in Fig. 36). If the previous result was zero, the branch condition is satisfied and the MPU adds the offset, 15 in this case, to PC+2 and branches to location 5025 for the next instruction.

The branch instructions allow the programmer to efficiently direct the MPU to one point or another in the control program depending on the outcome of test results. Since the control program is normally in read-only memory and cannot be changed, the relative address used in execution of branch instructions is a constant numerical value. Cycle-by-cycle operation is shown in Table 12 for relative addressing.




Figure 36 Relative Addressing Mode

Table 12 Relative Mode Cycle-by-Cycle Operation

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
BCC BHI BNE	4	1	1	Op Code Address	1	Op Code
BCS BLE BPL		2	1	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA		3	0	Op Code Address + 2	1	Irrelevant Data (NOTE 1)
BGE BLT BVC		4	0	Branch Address	1	Irrelevant Data (NOTE 1)
BGT BMI BVS						
BSR	8	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Branch Offset
		3	0	Return Address of Main Program	1	Irrelevant Data (NOTE 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (NOTE 1)
		7	0	Return Address of Main Program	1	Irrelevant Data (NOTE 1)
		8	0	Subroutine Address	1	Irrelevant Data (NOTE 1)

NOTE 1. If device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

● Indexed Addressing Mode

With Indexed addressing the numerical address is variable and depend on the current contents of the Index Register. A source statement such as

```

Operator  Operand          Comment
STAA     X                PUT A IN INDEXED LOCATION
    
```

causes the MPU to store the contents of accumulator A in the memory location specified by the contents of the Index Register (recall that the label X is reserved to designate the Index Register). Since there are instructions for manipulating X during program execution (LDX, INX, DEX, etc.), the Indexed addressing mode provides a dynamic "on the fly" way to modify program activity.

The operand field can also contain a numerical value that will be automatically added to X during execution. This format is illustrated in Fig. 37.

When the MPU encounters the LDAB (Indexed) opcode in location 5006, it looks in the next memory location for the value to be added to X (5 in the example) and calculates the required address by adding 5 to the present Index Register value of 400. In the operand format, the offset may be represented by a label or a numerical value in the range 0 ~ 255 as in the example. In the earlier example, STAA X, the operand is equivalent to 0, X, that is, the "0" may be omitted when the desired address is equal to X. Table 13 shows the cycle-by-cycle operation for the Indexed Mode of Addressing.




Figure 37 Indexed Addressing Mode

Table 13 Indexed Mode Cycle by Cycle

Address Mode and Instructions	Cycle	Cycle #	VMA Line	Address Bus	R/W Line	Data Bus
JMP	4	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (NOTE 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (NOTE 1)
ADC EOR ADD LDA AND QRA BIT SBC CMP SUB	5	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (NOTE 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (NOTE 1)
		5	1	Index Register Plus Offset	1	Operand Data
CPX LDS LDX	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (NOTE 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (NOTE 1)
		5	1	Index Register Plus Offset	1	Operand Data (High Order Byte)
		6	1	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STA	6	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (NOTE 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (NOTE 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (NOTE 1)
		6	1	Index Register Plus Offset	0	Operand Data
ASL LSR ASR NEG CLR ROL COM ROR DEC TST INC	7	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (NOTE 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (NOTE 1)
		5	1	Index Register Plus Offset	1	Current Operand Data
		6	0	Index Register Plus Offset	1	Irrelevant Data (NOTE 1)
		7	1/0 (NOTE 2)	Index Register Plus Offset	0	New Operand Data (NOTE 2)
STS STX	7	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (NOTE 1)
		4	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (NOTE 1)
		5	0	Index Register Plus Offset	1	Irrelevant Data (NOTE 1)
		6	1	Index Register Plus Offset	0	Operand Data (High Order Byte)
		7	1	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
JSR	8	1	1	Op Code Address	1	Op Code
		2	1	Op Code Address + 1	1	Offset
		3	0	Index Register	1	Irrelevant Data (NOTE 1)
		4	1	Stack Pointer	0	Return Address (Low Order Byte)
		5	1	Stack Pointer - 1	0	Return Address (High Order Byte)
		6	0	Stack Pointer - 2	1	Irrelevant Data (NOTE 1)
		7	0	Index Register	1	Irrelevant Data (NOTE 1)
		8	0	Index Register Plus Offset (w/o Carry)	1	Irrelevant Data (NOTE 1)

NOTE 1. If Device which is addressed during this cycle uses VMA, then the Data Bus will go to the high impedance three-state condition. Depending on bus capacitance, data from the previous cycle may be retained on the Data Bus.

NOTE 2. For TST, VMA = 0 and Operand data does not change.




Figure 38 Example of Execution Timing in Each Addressing Mode

■ NOTE FOR THE RELATION BETWEEN WAI INSTRUCTION AND HALT OPERATION OF HD6800

When  $\overline{\text{HALT}}$  input signal is asserted to "Low" level, the MPU will be halted after the execution of the current instruction except WAI instruction.

The "Halt" signal is not accepted after the fetch cycle of the WAI instruction (See ① in Fig. 39). In the case of the "WAI" instruction, the MPU enters the "WAIT" cycle after stacking the internal registers and

outputs the "High" level on the BA line.

When an interrupt request signal is input to the MPU, the MPU accepts the interrupt regardless the "Halt" signal and releases the "WAIT" state and outputs the interrupt's vector address. If the "Halt" signal is "Low" level, the MPU halts after the fetch of new PC contents. The sequence is shown below.




Figure 39 HD6800 WAIT CYCLE &  $\overline{\text{HALT}}$  Request



# HD6802

## MPU (Microprocessor with Clock and RAM)



The HD6802 is a monolithic 8-bit microprocessor that contains all the registers and accumulators of the present HD6800 plus an internal clock oscillator and driver on the same chip. In addition, the HD6802 has 128 bytes of RAM on the chip located at hex addresses 0000 to 007F. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing  $V_{CC}$  standby, thus facilitating memory retention during a power-down situation.

The HD6802 is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802 is expandable to 65k words.


### ■ FEATURES

- On-Chip Clock Circuit
- $128 \times 8$  Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability
- Compatible with MC6802

### ■ BLOCK DIAGRAM



### ■ PIN ARRANGEMENT



(Top View)

### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$ $V_{CC} \text{ Standby}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Operating Temperature	$T_{opr}$	-20 ~ +75	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

### ■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	$V_{CC}^*$ $V_{CC} \text{ Standby}^*$	4.75	5.0	5.25	V	
Input Voltage	$V_{IL}^*$	-0.3	—	0.8	V	
	$V_{IH}^*$	Except $\overline{RES}$	2.0	—	$V_{CC}$	V
		$\overline{RES}$	4.25	—	$V_{CC}$	V
Operation Temperature	$T_{opr}$	-20	25	75	°C	

\* With respect to  $V_{SS}$  (SYSTEM GND)

### ■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC}=5.0V\pm 5\%$ ,  $V_{CC} \text{ Standby}=5.0V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-20\sim+75^\circ\text{C}$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ**	max	Unit	
Input "High" Voltage	Except $\overline{RES}$	$V_{IH}$	2.0	—	$V_{CC}$	V	
	$\overline{RES}$		4.25	—	$V_{CC}$		
Input "Low" Voltage	Except $\overline{RES}$	$V_{IL}$	-0.3	—	0.8	V	
	$\overline{RES}$		-0.3	—	0.8		
Output "High" Voltage	$D_0\sim D_7, E$	$V_{OH}$	$I_{OH} = -205\mu\text{A}$	2.4	—	V	
	$A_0\sim A_{15}, R/\overline{W}, VMA$		$I_{OH} = -145\mu\text{A}$	2.4	—		
	BA		$I_{OH} = -100\mu\text{A}$	2.4	—		
Output "Low" Voltage	$V_{OL}$	$I_{OL} = 1.6\text{mA}$	—	—	0.4	V	
Three State (Off State) Input Current	$D_0\sim D_7$	$I_{TSl}$	$V_{in} = 0.4\sim 2.4V$	-10	—	10	$\mu\text{A}$
Input Leakage Current	Except $D_0\sim D_7$ ****	$I_{in}$	$V_{in} = 0\sim 5.25V$	-2.5	—	2.5	$\mu\text{A}$
Power Dissipation	$P_D^*$			—	0.6	1.2	W
Input Capacitance	$D_0\sim D_7$	$C_{in}$	$V_{in}=0V, T_a=25^\circ\text{C}, f=1.0\text{MHz}$	—	10	12.5	pF
	Except $D_0\sim D_7$			—	6.5	10	
Output Capacitance	$A_0\sim A_{15}, R/\overline{W}, BA, VMA, E$	$C_{out}$	$V_{in}=0V, T_a=25^\circ\text{C}, f=1.0\text{MHz}$	—	—	12	pF

\* In power-down mode, maximum power dissipation is less than 42mW.

\*\*  $T_a=25^\circ\text{C}, V_{CC}=5V$

\*\*\* As  $\overline{RES}$  input has hysteresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

\*\*\*\* Does not include EXTAL and XTAL, which are crystal inputs.

● AC CHARACTERISTICS ( $V_{CC}=5.0V\pm 5\%$ ,  $V_{CC\ Standby}=5.0V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-20\sim+75^\circ C$ , unless otherwise noted.)

### 1. CLOCK TIMING CHARACTERISTICS

Item	Symbol	Test Condition	min	typ	max	Unit
Frequency of Operation	Input Clock $\div 4$	f	0.1	—	1.0	MHz
	Crystal Frequency	$f_{XTAL}$	1.0	—	4.0	
Cycle Time	$t_{cyc}$	Fig. 2, Fig. 3	1.0	—	10	$\mu s$
Clock Pulse Width	"High" Level	$PW_{\phi H}$ at 2.4V (Fig. 2, Fig. 3)	450	—	4500	ns
	"Low" Level	$PW_{\phi L}$ at 0.8V (Fig. 2, Fig. 3)				
Clock Fall Time	$t_{\phi}$	0.8V ~ 2.4V (Fig. 2, Fig. 3)	—	—	25	ns

### 2. READ/WRITE TIMING


Item	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	$t_{AD}$	Fig. 2, Fig. 3, Fig. 6	—	—	270	ns
Peripheral Read Access Time	$t_{acc}$	Fig. 2	530	—	—	ns
Data Setup Time (Read)	$t_{DSR}$	Fig. 2	100	—	—	ns
Input Data Hold Time	$t_H$	Fig. 2	10	—	—	ns
Output Data Hold Time	$t_H$	Fig. 3	20	—	—	ns
Address Hold Time (Address, $R/\bar{W}$ , VMA)	$t_{AH}$	Fig. 2, Fig. 3	10	—	—	ns
Data Delay Time (Write)	$t_{DDW}$	Fig. 3	—	—	225	ns
Bus Available Delay	$t_{BA}$	Fig. 4, Fig. 5, Fig. 7, Fig. 8	—	—	250	ns
Processor Controls						
Processor Control Setup Time	$t_{PCS}$	Fig. 4~Fig. 7, Fig. 12	200	—	—	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	$t_{PCr}$ $t_{PCf}$	Fig. 4~Fig. 7, Fig. 12, Fig. 13, Fig. 16	—	—	100	ns

\* $T_a = 25^\circ C$ ,  $V_{CC} = 5V$

### 3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	$t_{RE1}$	Fig. 13	150	—	—	ns
RAM Enable Reset Time (2)	$t_{RE2}$	Fig. 13	E-3 cycles	—	—	
Reset Release Time	$t_{LRES}$	Fig. 12	20*	—	—	ms
RAM Enable Reset Time (3)	$t_{RE3}$	Fig. 12	0	—	—	ns
Memory Ready Setup Time	$t_{SMR}$	Fig. 16	300	—	—	ns
Memory Ready Hold Time	$t_{HMR}$	Fig. 16	0	—	200	ns

\* $t_{RES} = 20$  msec min. for S type, 50 msec min. for R type.



$C = 130\text{pF}$  for  $D_0 \sim D_7, E$   
 $= 90\text{pF}$  for  $A_0 \sim A_{15}, R/\bar{W}$ , and VMA  
 $= 30\text{pF}$  for BA  
 $R = 11\text{k}\Omega$  for  $D_0 \sim D_7, E$   
 $= 16\text{k}\Omega$  for  $A_0 \sim A_{15}, R/\bar{W}$ , and VMA  
 $= 24\text{k}\Omega$  for BA  
 C includes stray Capacitance.  
 All diodes are 1S2074  $\Phi$  or equivalent.

Figure 1 Bus Timing Test Load




Figure 2 Read Data from Memory or Peripherals




Figure 3 Write Data in Memory or Peripherals




Figure 4 Timing of  $\overline{\text{HALT}}$  and BA




Figure 5 Timing of  $\overline{\text{HALT}}$  and BA




Figure 6  $\overline{\text{RES}}$  and MPU Restart Sequence




Figure 7  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  Interrupt Timing




Figure 8 WAI Instruction and BA Timing

■ MPU REGISTERS

A general block diagram of the HD6802 is shown in Fig. 9. As shown, the number and configuration of the registers are the same as for the HD6800. The 128 x 8 bit RAM has been added to the basic MPU. The first 32 bytes may be operated in a low power mode via a  $V_{CC}$  standby. These 32 bytes can be retained during power-up and power-down conditions via the RE signal.

The MPU has three 16-bit registers and three 8-bit registers available for use by the programmer (Fig. 10).

● Program Counter (PC)

The program counter is a two byte (16-bit) register that points to the current program address.

● Stack Pointer (SP)

The stack pointer is a two byte (16-bit) register that contains the address of the next available location in an external push-down/pop-up stack. This stack is normally a random access Read/Write memory that may have any location (address) that is convenient. In those applications that require storage of information in the stack when power is lost, the stack must be non-volatile.

● Index Register (IX)

The index register is a two byte register that is used to store data or a sixteen bit memory address for the Indexed mode of memory addressing.

● Accumulators (ACCA, ACCB)

The MPU contains two 8-bit accumulators that are used to hold operands and results from an arithmetic logic unit(ALU).

● Condition Code Register (CCR)

The condition code register indicates the results of an Arithmetic Logic Unit operation: Negative(N), Zero(Z), Overflow(V), Carry from bit7(C), and half carry from bit3(H). These bits of the Condition Code Register are used as testable conditions for the conditional branch instructions. Bit 4 is the interrupt mask bit(I). The used bits of the Condition Code Register (B6 and B7) are ones.

Fig. 11 shows the order of saving the microprocessor status within the stack.




Figure 9 Expanded Block Diagram




Figure 10 Programming Model of The Microprocessing Unit




Figure 11 Saving The Status of The Microprocessor in The Stack

### ■ HD6802 MPU SIGNAL DESCRIPTION

Proper operation of the MPU requires that certain control and timing signals be provided to accomplish specific functions and that other signal lines be monitored to determine the state of the processor. These control and timing signals for the HD6802 are similar to those of the HD6800 except that TSC, DBE,  $\phi_1$ ,  $\phi_2$  input, and two unused pins have been eliminated, and the following signal and timing lines have been added.

#### RAM Enable (RE)

Crystal Connections EXTAL and XTAL

#### Memory Ready(MR)

V<sub>CC</sub> Standby

Enable  $\phi_2$  Output(E)

The following is a summary of the HD6802 MPU signals:

#### ● Address Bus (A<sub>0</sub> ~ A<sub>15</sub>)

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

#### ● Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$007F. External RAM at \$0000 to \$007F must be disabled when internal RAM is accessed.

#### ● HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

To insure single instruction operation, transition of the  $\overline{\text{HALT}}$  line must not occur during the last 250ns of E and the  $\overline{\text{HALT}}$  line must go "High" for one Clock cycle.

$\overline{\text{HALT}}$  should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

#### ● Read/Write (R/ $\overline{\text{W}}$ )

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

#### ● Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

#### ● Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the  $\overline{\text{HALT}}$  line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other

outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

#### ● Interrupt Request ( $\overline{\text{IRQ}}$ )

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The  $\overline{\text{HALT}}$  line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while  $\overline{\text{HALT}}$  is "Low".

A 3k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

#### ● Reset ( $\overline{\text{RES}}$ )

This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by  $\overline{\text{IRQ}}$ . Power-up and reset timing and power-down sequences are shown in Fig. 12 and Fig. 13 respectively.


#### ● Non-Maskable Interrupt ( $\overline{\text{NMI}}$ )

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the  $\overline{\text{IRQ}}$  signal, the processor will complete the current instruction that is being executed before it recognizes the  $\overline{\text{NMI}}$  signal. The interrupt mask bit in the Condition Code Register has no effect on  $\overline{\text{NMI}}$ .

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A 3k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

Inputs  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction.  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 14 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.





(NOTE) If option 1 is chosen,  $\overline{RES}$  and  $RE$  pins can be tied together.

Figure 12 Power-up and Reset Timing




Figure 13 Power-down Sequence




Figure 14 MPU Flow Chart

Table 1 Memory Map for Interrupt Vectors

MS	Vector	LS	Description
FFFE	FFFF	FFFF	Restart (RES)
FFFC	FFFD	FFFD	Non-Maskable Interrupt (NMI)
FFFA	FFFB	FFFB	Software Interrupt (SWI)
FFF8	FFF9	FFF9	Interrupt Request (IRQ)

● **RAM Enable (RE)**

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before  $V_{CC}$  goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

● **EXTAL and XTAL**


The HD6802 has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802 so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802 may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802.

If an external clock is used, it may not be halted for more than  $4.5\mu s$ . The HD6802 is a dynamic part except for the internal RAM, and requires the external clock to retain information.


Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- $C_0 = 7 \text{ pF max.}$
- $R_1 = 80\Omega \text{ max.}$



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)



$C_1 = C_2 = 22\text{pF} \pm 20\%$

Figure 15 Crystal Oscillator

When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802.

● **Memory Ready (MR)**

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 16.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is  $4.5\mu s$ .




Figure 16 Memory Ready Control Function

● **Enable (E)**

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to  $\phi_2$  on the HD6800.

● **V<sub>CC</sub> Standby**

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V. Maximum current drain at 5.25V is 8mA.


■ **MPU INSTRUCTION SET**

The HD6802 has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU(HD6800 etc.) and is not explained again in this data sheet.

■ **NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802**

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity  $C_L$  must be placed near the LSI as much as possible.

Normal oscillation may be disturbed when external noise is induced to pin 38 and 39.

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over 10M $\Omega$ .

Figure 17 Note for Board Design of the Oscillation Circuit




Figure 18 Example of Board Design Using the Crystal Oscillator

■ NOTE FOR THE RELATION BETWEEN WAI INSTRUCTION AND HALT OPERATION OF HD6802

When  $\overline{\text{HALT}}$  input signal is asserted to "Low" level, the MPU will be halted after the execution of the current instruction except WAI instruction.

The "Halt" signal is not accepted after the fetch cycle of the WAI instruction (See ① in Fig. 19). In the case of the "WAI" instruction, the MPU enters the "WAIT" cycle after stacking the internal registers and

outputs the "High" level on the BA line.

When an interrupt request signal is input to the MPU, the MPU accepts the interrupt regardless the "Halt" signal and releases the "WAIT" state and outputs the interrupt's vector address. If the "Halt" signal is "Low" level, the MPU halts after the fetch of new PC contents. The sequence is shown below.




Figure 19 HD6802 WAIT CYCLE &  $\overline{\text{HALT}}$  Request


# HD6802W

## MPU (Microprocessor with Clock and RAM)

HD6802W is the enhanced version of HD6802 which contains MPU, clock and 256 bytes RAM. Internal RAM has been extended from 128 to 256 bytes to increase the capacity of system read/write memory for handling temporary data and manipulating the stack.

The internal RAM is located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power mode by utilizing V<sub>CC</sub> standby, thus facilitating memory retention during a power-down situation.


The HD6802W is completely software compatible with the HD6800 as well as the entire HMCS6800 family of parts. Hence, the HD6802W is expandable to 65k words.




### FEATURES

- On-Chip Clock Circuit
- 256 × 8 Bit On-Chip RAM
- 32 Bytes of RAM are Retainable
- Software-Compatible with the HD6800, HD6802
- Expandable to 65k words
- Standard TTL-Compatible Inputs and Outputs
- 8 Bit Word Size
- 16 Bit Memory Addressing
- Interrupt Capability

### PIN ARRANGEMENT



### BLOCK DIAGRAM



(Top View)

A expanded block diagram of the HD6802W is shown in Fig. 1. As shown, the number and configuration of the registers are

the same as the HD6802 except that the internal RAM has been extended to 256 bytes.




Figure 1 Expanded Block Diagram

Address Map of RAM is shown in Fig. 2.

The HD6802W has 256 bytes of RAM on the chip located at hex addresses 0000 to 00FF. The first 32 bytes of RAM, at hex addresses 0000 to 001F, may be retained in a low power

mode by utilizing V<sub>CC</sub> standby and setting RAM Enable Signal "Low" level, thus facilitating memory retention during a power-down situation.




Figure 2 Address Map of HD6802W

### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$ $V_{CC} \text{ Standby}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Operating Temperature	$T_{opr}$	-20 ~ +75	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

### ■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	$V_{CC}^*$	4.75	5.0	5.25	V	
	$V_{CC} \text{ Standby}^*$	4.0				
Input Voltage	$V_{IL}^*$	-0.3	-	0.8	V	
	$V_{IH}^*$	Except $\overline{RES}$	2.0	-	$V_{CC}$	V
		$\overline{RES}$	$V_{CC} - 0.75$	-	$V_{CC}$	
Operation Temperature	$T_{opr}$	-20	25	75	°C	

\* With respect to  $V_{SS}$  (SYSTEM GND)

### ■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC}=5.0V\pm 5\%$ ,  $V_{CC} \text{ Standby}=5.0V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-20\sim+75^\circ\text{C}$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ*	max	Unit	
Input "High" Voltage	Except $\overline{RES}$	$V_{IH}$	2.0	-	$V_{CC}$	V	
	$\overline{RES}$		$V_{CC}-0.75$	-	$V_{CC}$		
Input "Low" Voltage	Except $\overline{RES}$	$V_{IL}^{**}$	-0.3	-	0.8	V	
	$\overline{RES}$		-0.3	-	0.8		
Output "High" Voltage	$D_0\sim D_7, E$	$V_{OH}$	$I_{OH} = -205\mu\text{A}$	2.4	-	-	V
	$A_0\sim A_{15}, R/\overline{W}, VMA$		$I_{OH} = -145\mu\text{A}$	2.4	-	-	
			$I_{OH} = -100\mu\text{A}$	2.4	-	-	
Output "Low" Voltage		$V_{OL}$	$I_{OL} = 1.6\text{mA}$	-	-	0.4	V
Three State (Off State) Input Current	$D_0\sim D_7$	$I_{TSI}$	$V_{in} = 0.4\sim 2.4V$	-10	-	10	$\mu\text{A}$
Input Leakage Current	Except $D_0\sim D_7$	$I_{in}^{***}$	$V_{in} = 0\sim 5.25V$	-2.5	-	2.5	$\mu\text{A}$
Power Dissipation		$P_D^{****}$		-	0.7	1.2	W
Input Capacitance	$D_0\sim D_7$	$C_{in}$	$V_{in}=0V, T_a=25^\circ\text{C}, f=1.0\text{MHz}$	-	10	12.5	pF
	Except $D_0\sim D_7$			-	6.5	10	
Output Capacitance	$A_0\sim A_{15}, R/\overline{W}, BA, VMA$	$C_{out}$	$V_{in}=0V, T_a=25^\circ\text{C}, f=1.0\text{MHz}$	-	-	12	pF

\*  $T_a=25^\circ\text{C}$ ,  $V_{CC}=5V$

\*\* As  $\overline{RES}$  input has hysteresis character, applied voltage up to 2.4V is regarded as "Low" level when it goes up from 0V.

\*\*\* Does not include EXTAL and XTAL, which are crystal inputs.

\*\*\*\* In power-down mode, maximum power dissipation is less than 42mW.



● AC CHARACTERISTICS ( $V_{CC}=5.0V\pm 5\%$ ,  $V_{CC\ Standby}=5.0V\pm 5\%$ ,  $V_{SS}=0V$ ,  $T_a=-20\sim+75^\circ C$ , unless otherwise noted.)

### 1. CLOCK TIMING CHARACTERISTICS

Item	Symbol	Test Condition	min	typ	max	Unit
Frequency of Operation	Input Clock $\div 4$	f	0.1	—	1.0	MHz
	Crystal Frequency	$f_{XTAL}$	1.0	—	4.0	
Cycle Time	$t_{cyc}$	Fig. 4, Fig. 5	1.0	—	10	$\mu s$
Clock Pulse Width	"High" Level	$PW_{\phi H}$	450	—	4500	ns
	"Low" Level	$PW_{\phi L}$				
Clock Fall Time	$t_{\phi}$	0.8V $\sim$ 2.4V (Fig.4, Fig.5)	—	—	25	ns

### 2. READ/WRITE TIMING

Item	Symbol	Test Condition	min	typ*	max	Unit
Address Delay	$t_{AD}$	Fig. 4, Fig. 5, Fig. 8	—	—	270	ns
Peripheral Read Access Time	$t_{acc}$	Fig. 4	530	—	—	ns
Data Setup Time (Read)	$t_{DSR}$	Fig. 4	100	—	—	ns
Input Data Hold Time	$t_H$	Fig. 4	10	—	—	ns
Output Data Hold Time	$t_H$	Fig. 5	20	—	—	ns
Address Hold Time (Address, R/W, VMA)	$t_{AH}$	Fig. 4, Fig. 5	10	—	—	ns
Data Delay Time (Write)	$t_{DDW}$	Fig. 5	—	—	225	ns
Bus Available Delay	$t_{BA}$	Fig. 6, Fig. 7, Fig. 9, Fig. 10	—	—	250	ns
Processor Controls						
Processor Control Setup Time	$t_{PCS}$	Fig. 6 $\sim$ Fig. 9, Fig. 11	200	—	—	ns
Processor Control Rise and Fall Time (Measured at 0.8V and 2.0V)	$t_{PCr}$ , $t_{PCf}$	Fig. 6 $\sim$ Fig. 9, Fig. 11, Fig. 12, Fig. 14	—	—	100	ns

\*  $T_a = 25^\circ C$ ,  $V_{CC} = 5V$

### 3. POWER DOWN SEQUENCE TIMING, POWER UP RESET TIMING AND MEMORY READY TIMING

Item	Symbol	Test Condition	min	typ	max	Unit
RAM Enable Reset Time (1)	$t_{RE1}$	Fig. 12	150	—	—	ns
RAM Enable Reset Time (2)	$t_{RE2}$	Fig. 12	E-3 cycles	—	—	
Reset Release Time	$t_{LRES}$	Fig. 11	20	—	—	ms
RAM Enable Reset Time (3)	$t_{RE3}$	Fig. 11	0	—	—	ns
Memory Ready Setup Time	$t_{SMR}$	Fig. 14	300	—	—	ns
Memory Ready Hold Time	$t_{HMR}$	Fig. 14	0	—	200	ns




Figure 3 Bus Timing Test Load




Figure 4 Read Data from Memory or Peripherals




Figure 5 Write Data in Memory or Peripherals




Figure 6 Timing of  $\overline{\text{HALT}}$  and BA




Figure 7 Timing of  $\overline{\text{HALT}}$  and BA




Figure 8  $\overline{\text{RES}}$  and MPU Restart Sequence




Figure 9  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  Interrupt Timing




Figure 10 WAI Instruction and BA Timing

## ■ HD6802W MPU SIGNAL DESCRIPTION

### ● Address Bus ( $A_0 \sim A_{15}$ )

Sixteen pins are used for the address bus. The outputs are capable of driving one standard TTL load and 90pF.

### ● Data Bus ( $D_0 \sim D_7$ )

Eight pins are used for the data bus. It is bidirectional, transferring data to and from the memory and peripheral devices. It also has three-state output buffers capable of driving one standard TTL load and 130pF.

Data Bus will be in the output mode when the internal RAM is accessed. This prohibits external data entering the MPU. It should be noted that the internal RAM is fully decoded from \$0000 to \$00FF. External RAM at \$0000 to \$00FF must be disabled when internal RAM is accessed.

### ● HALT

When this input is in the "Low" state, all activity in the machine will be halted: This input is level sensitive.

In the halt mode, the machine will stop at the end of an instruction. Bus Available will be at a "High" state. Valid Memory Address will be at a "Low" state. The address bus will display the address of the next instruction.

To insure single instruction operation, transition of the  $\overline{\text{HALT}}$  line must not occur during the last t<sub>PCS</sub> of E and the  $\overline{\text{HALT}}$  line must go "High" for one Clock cycle.

$\overline{\text{HALT}}$  should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

### ● Read/Write (R/W)

This TTL compatible output signals the peripherals and memory devices whether the MPU is in a Read ("High") or Write ("Low") state. The normal standby state of this signal is Read ("High"). When the processor is halted, it will be in the logical one state ("High").

This output is capable of driving one standard TTL load and 90pF.

### ● Valid Memory Address (VMA)

This output indicates to peripheral devices that there is a valid address on the address bus. In normal operation, this signal should be utilized for enabling peripheral interfaces such as the PIA and ACIA. This signal is not three-state. One standard TTL load and 90pF may be directly driven by this active high signal.

### ● Bus Available (BA)

The Bus Available signal will normally be in the "Low" state. When activated, it will go to the "High" state indicating that the microprocessor has stopped and that the address bus is available (but not in a three-state condition). This will occur if the  $\overline{\text{HALT}}$  line is in the "Low" state or the processor is in the wait state as a result of the execution of a WAI instruction. At such time, all three-state output drivers will go to their off state and other outputs to their normally inactive level.

The processor is removed from the wait state by the occurrence of a maskable (mask bit I=0) or nonmaskable interrupt. This output is capable of driving one standard TTL load and 30pF.

### ● Interrupt Request ( $\overline{\text{IRQ}}$ )

This level sensitive input requests that an interrupt sequence

be generated within the machine. The processor will wait, until it completes the current instruction that is being executed before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. Next the MPU will respond to the interrupt request by setting the interrupt mask bit high so that no further interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFF8 and FFF9. An address loaded at these locations causes the MPU to branch to an interrupt routine in memory.

The  $\overline{\text{HALT}}$  line must be in the "High" state for interrupts to be serviced. Interrupts will be latched internally while  $\overline{\text{HALT}}$  is "Low".

A 3k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

### ● Reset ( $\overline{\text{RES}}$ )


This input is used to reset and start the MPU from a power-down condition, resulting from a power failure or an initial start-up of the processor. When this line is "Low", the MPU is inactive and the information in the registers will be lost. If a "High" level is detected on the input, this will signal the MPU to begin the restart sequence. This will start execution of a routine to initialize the processor from its reset condition. All the higher order address lines will be forced "High". For the restart, the last two(FFFE, FFFF) locations in memory will be used to load the program that is addressed by the program counter. During the restart routine, the interrupt mask bit is set and must be reset before the MPU can be interrupted by  $\overline{\text{IRQ}}$ . Power-up and reset timing and power-down sequences are shown in Fig. 11 and Fig. 12 respectively.

### ● Non-Maskable Interrupt ( $\overline{\text{NMI}}$ )

A low-going edge on this input requests that a non-mask-interrupt sequence be generated within the processor. As with the  $\overline{\text{IRQ}}$  signal, the processor will complete the current instruction that is being executed before it recognizes the  $\overline{\text{NMI}}$  signal. The interrupt mask bit in the Condition Code Register has no effect on  $\overline{\text{NMI}}$ .

The Index Register, Program Counter, Accumulators, and Condition Code Register are stored away on the stack. At the end of the cycle, a 16-bit address will be loaded that points to a vectoring address which is located in memory locations FFFC and FFFD. An address loaded at these locations causes the MPU to branch to a non-maskable interrupt routine in memory. A 3k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

Inputs  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  are hardware interrupt lines that are sampled when E is "High" and will start the interrupt routine on a "Low" E following the completion of an instruction.  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. Fig. 13 is a flowchart describing the major decision paths and interrupt vectors of the microprocessor. Table 1 gives the memory map for interrupt vectors.



(NOTE) If option 1 is chosen,  $\overline{RES}$  and RE pins can be tied together.

Figure 11 Power-up and Reset Timing




Figure 12 Power-down Sequence




Figure 13 MPU Flow Chart

Table 1 Memory Map for Interrupt Vectors

Vector		Description
MS	LS	
FFFE	FFFF	Restart (RES)
FFFC	FFFD	Non-Maskable Interrupt (NMI)
FFFA	FFFB	Software Interrupt (SWI)
FFF8	FFF9	Interrupt Request (IRQ)

● **RAM Enable (RE)**

A TTL-compatible RAM enable input controls the on-chip RAM of the HD6802W. When placed in the "High" state, the on-chip memory is enabled to respond to the MPU controls. In the "Low" state, RAM is disabled. This pin may also be utilized to disable reading and writing the on-chip RAM during a power-down situation. RAM enable must be "Low" three cycles before  $V_{CC}$  goes below 4.75V during power-down.

RE should be tied to the correct "High" or "Low" state if not used. This is good engineering design practice in general and necessary to insure proper operation of the part.

● **EXTAL and XTAL**


The HD6802W has an internal oscillator that may be crystal controlled. These connections are for a parallel resonant fundamental crystal (AT cut). A divide-by-four circuit has been added to the HD6802W so that a 4MHz crystal may be used in lieu of a 1MHz crystal for a more cost-effective system. Pin39 of the HD6802W may be driven externally by a TTL input signal if a separate clock is required. Pin38 is to be left open in this mode.

An RC network is not directly usable as a frequency source on pins 38 and 39. An RC network type TTL or CMOS oscillator will work well as long as the TTL or CMOS output drives the HD6802W.

If an external clock is used, it may not be halted for more than 4.5µs. The HD6802W is a dynamic part except for the internal RAM, and requires the external clock to retain information.


Conditions for Crystal (4 MHz)

- AT Cut Parallel resonant
- $C_0 = 7 \text{ pF max.}$
- $R_1 = 80 \Omega \text{ max.}$



Crystal Equivalent Circuit

Recommended Oscillator (4MHz)



$C_1 = C_2 = 22\text{pF} \pm 20\%$

When using the crystal, see the note for Board Design of the Oscillation Circuit in HD6802W.

● **Memory Ready (MR)**

MR is a TTL compatible input control signal which allows stretching of E. When MR is "High", E will be in normal operation. When MR is "Low", E may be stretched integral multiples of half periods, thus allowing interface to slow memories. Memory Ready timing is shown in Fig. 14.

MR should be tied "High" if not used. This is good engineering design practice in general and necessary to insure proper operation of the part. A maximum stretch is 4.5µs.




Figure 14 Memory Ready Control Function

● **Enable (E)**

This pin supplies the clock for the MPU and the rest of the system. This is a single phase, TTL compatible clock. This clock may be conditioned by a Memory Ready Signal. This is equivalent to  $\phi_2$  on the HD6800.

● **V<sub>CC</sub> Standby**

This pin supplies the dc voltage to the first 32 bytes of RAM as well as the RAM Enable (RE) control logic. Thus retention of data in this portion of the RAM on a power-up, power-down, or standby condition is guaranteed at the range of 4.0 V to 5.25 V. Maximum current drain at 5.25V is 8mA.


■ **MPU INSTRUCTION SET**

The HD6802W has a set of 72 different instructions. Included are binary and decimal arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, interrupt and stack manipulation instructions.

This instruction set is the same as that for the 6800MPU (HD6800 etc.) and is not explained again in this data sheet.

■ **NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT IN HD6802W**

In designing the board, the following notes should be taken when the crystal oscillator is used.




Crystal oscillator and load capacity  $C_L$  must be placed near the LSI as much as possible.

{ Normal oscillation may be disturbed when external noise is induced to pin 38 and 39. }

Pin 38 signal line should be wired apart from pin 37 signal line as much as possible. Don't wire them in parallel, or normal oscillation may be disturbed when E signal is feedbacked to XTAL.

The following design must be avoided.



A signal line or a power source line must not cross or go near the oscillation circuit line as shown in the left figure to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over 10M $\Omega$ .

Figure 15 Note for Board Design of the Oscillation Circuit






Figure 16 Example of Board Design Using the Crystal Oscillator

■ NOTE FOR THE RELATION BETWEEN WAI INSTRUCTION AND HALT OPERATION OF HD6802W

When  $\overline{\text{HALT}}$  input signal is asserted to "Low" level, the MPU will be halted after the execution of the current instruction except WAI instruction.

The "Halt" signal is not accepted after the fetch cycle of the WAI instruction (See ① in Fig. 17). In the case of the "WAI" instruction, the MPU enters the "WAIT" cycle after stacking the internal registers and

outputs the "High" level on the BA line.

When an interrupt request signal is input to the MPU, the MPU accepts the interrupt regardless the "Halt" signal and releases the "WAIT" state and outputs the interrupt's vector address. If the "Halt" signal is "Low" level, the MPU halts after the fetch of new PC contents. The sequense is shown below.




Figure 17 HD6802W WAIT CYCLE &  $\overline{\text{HALT}}$  Request

# HD6803, HD6803-1



## MPU (Micro Processing Unit)

The HD6803 MPU is an 8-bit micro processing unit which is compatible with the HMCS6800 family of parts. The HD6803 MPU is object code compatible with the HD6800 with improved execution times of key instructions plus several new 16-bit and 8-bit instruction including an  $8 \times 8$  unsigned multiply with 16-bit result. The HD6803 MPU can be expanded to 65k bytes. The HD6803 MPU is TTL compatible and requires one +0.5 volt power supply. The HD6803 MPU has 128 bytes of RAM, Serial Communications Interface (S.C.I.), and parallel I/O as well as a three function 16-bit timer. Features and Block Diagram of the HD6803 include the following:


### ■ FEATURES

- Expanded HMCS6800 Instruction Set
- $8 \times 8$  Multiply
- On-Chip Serial Communications Interface (S.C.I.)
- Object Code Compatible with The HD6800 MPU
- 16-Bit Timer
- Expandable to 65k Bytes
- Multiplexed Address and Data
- 128 Bytes of RAM (64 Bytes Retainable On Power Down)
- 13 Parallel I/O Lines
- Internal Clock/Divided-By-Four
- TTL Compatible Inputs and Outputs
- Interrupt Capability
- Compatible with MC6803 and MC6803-1

### ■ BLOCK DIAGRAM



### ■ PIN ARRANGEMENT



(Top View)

### ■ TYPE OF PRODUCTS

Type No.	Bus Timing
HD6803	1.0MHz
HD6803-1	1.25MHz

### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Operating Temperature	$T_{opr}$	0 ~ +70	°C
Storage Temperature	$T_{sta}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

[NOTE] Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

### ■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES		4.0	—	$V_{CC}$	V	
	Other Inputs*		2.0	—	$V_{CC}$		
Input "Low" Voltage	All Inputs*		-0.3	—	0.8	V	
Input Load Current	EXTAL	$ I_{in} $ , $V_{in} = 0 \sim V_{CC}$	—	—	0.8	mA	
Input Leakage Current	NMI, IRQ <sub>1</sub> , RES	$ I_{in} $ , $V_{in} = 0 \sim 5.25V$	—	—	2.5	μA	
Three State (Offset) Leakage Current	$P_{10} \sim P_{17}$ , $D_0/A_0 \sim D_7/A_7$	$ I_{TSI} $ , $V_{in} = 0.5 \sim 2.4V$	—	—	10	μA	
	$P_{20} \sim P_{24}$		—	—	100		
Output "High" Voltage	$D_0/A_0 \sim D_7/A_7$	$V_{OH}$	$I_{LOAD} = -205 \mu A$	2.4	—	V	
	$A_8 \sim A_{15}$ , E, R/W, AS		$I_{LOAD} = -145 \mu A$	2.4	—		
	Other Outputs		$I_{LOAD} = -100 \mu A$	2.4	—		
Output "Low" Voltage	All Outputs	$V_{OL}$ , $I_{LOAD} = 1.6 mA$	—	—	0.5	V	
Darlington Drive Current	$P_{10} \sim P_{17}$	$-I_{OH}$ , $V_{out} = 1.5V$	1.0	—	10.0	mA	
Power Dissipation		$P_D$	—	—	1200	mW	
Input Capacitance	$D_0/A_0 \sim D_7/A_7$	$C_{in}$	$V_{in} = 0V$ , $T_a = 25^\circ C$ , $f = 1.0 MHz$	—	—	12.5	pF
	Other Inputs			—	—	10.0	
$V_{CC}$ Standby	Powerdown	$V_{SBB}$	4.0	—	5.25	V	
	Operating	$V_{SB}$	4.75	—	5.25		
Standby Current	Powerdown	$I_{SBB}$ , $V_{SBB} = 4.0V$	—	—	8.0	mA	

\* Except Mode Programming Levels.

● AC CHARACTERISTICS

BUS TIMING ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6803			HD6803-1			Unit	
			min	typ	max	min	typ	max		
Cycle Time	$t_{cyc}$	Fig. 1	1	—	10	0.8	—	10	$\mu s$	
Address Strobe Pulse Width "High" *	$PW_{ASH}$		200	—	—	150	—	—	ns	
Address Strobe Rise Time	$t_{ASr}$		5	—	50	5	—	50	ns	
Address Strobe Fall Time	$t_{ASf}$		5	—	50	5	—	50	ns	
Address Strobe Delay Time *	$t_{ASD}$		60	—	—	30	—	—	ns	
Enable Rise Time	$t_{Er}$		5	—	50	5	—	50	ns	
Enable Fall Time	$t_{Ef}$		5	—	50	5	—	50	ns	
Enable Pulse Width "High" Time *	$PW_{EH}$		450	—	—	340	—	—	ns	
Enable Pulse Width "Low" Time *	$PW_{EL}$		450	—	—	350	—	—	ns	
Address Strobe to Enable Delay Time *	$t_{ASED}$		60	—	—	30	—	—	ns	
Address Delay Time	$t_{AD}$		—	—	260	—	—	260	ns	
Address Delay Time for Latch *	$t_{ADL}$		—	—	270	—	—	260	ns	
Data Set-up Write Time	$t_{DSW}$		225	—	—	115	—	—	ns	
Data Set-up Read Time	$t_{DSR}$		80	—	—	70	—	—	ns	
Data Hold Time	Read		$t_{HR}$	10	—	—	10	—	—	ns
	Write		$t_{HW}$	20	—	—	20	—	—	
Address Set-up Time for Latch *	$t_{ASL}$		60	—	—	50	—	—	ns	
Address Hold Time for Latch	$t_{AHL}$		20	—	—	20	—	—	ns	
Address Hold Time	$t_{AH}$		20	—	—	20	—	—	ns	
Peripheral Read Access Time (Multiplexed Bus)*	$(t_{ACCM})$		—	—	(600)	—	—	(420)	ns	
Oscillator stabilization Time	$t_{RC}$	Fig. 8	100	—	—	100	—	—	ms	
Processor Control Set-up Time	$t_{PCS}$	Fig. 7,8	200	—	—	200	—	—	ns	

\*These timings change in approximate proportion to  $t_{cyc}$ . The figures in this characteristics represent those when  $t_{cyc}$  is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item		Symbol	Test Condition	min	typ	max	Unit
Peripheral Data Setup Time	Port 1, 2	$t_{PDSU}$	Fig. 2	200	—	—	ns
Peripheral Data Hold Time	Port 1, 2	$t_{PDH}$	Fig. 2	200	—	—	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*	$t_{PWD}$	Fig. 3	—	—	400	ns

\* Except P<sub>21</sub>

**TIMER, SCI TIMING** ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Timer Input Pulse Width	$t_{PWT}$		$2t_{cyc}+200$	—	—	ns
Delay Time, Enable Positive Transition to Timer Out	$t_{TOD}$	Fig. 4	—	—	600	ns
SCI Input Clock Cycle	$t_{Scyc}$		1	—	—	$t_{cyc}$
SCI Input Clock Pulse Width	$t_{PWsck}$		0.4	—	0.6	$t_{Scyc}$

**MODE PROGRAMMING** ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Mode Programming Input "Low" Voltage	$V_{MPL}$	Fig. 5	—	—	1.7	V
Mode Programming Input "High" Voltage	$V_{MPH}$		4.0	—	—	V
RES "Low" Pulse Width	$PW_{RSTL}$		3.0	—	—	$t_{cyc}$
Mode Programming Set-up Time	$t_{MPS}$		2.0	—	—	$t_{cyc}$
Mode Programming Hold Time	RES Rise Time $\geq 1\mu s$	$t_{MPH}$	0	—	—	ns
	RES Rise Time $< 1\mu s$		100	—	—	




Figure 1 Expanded Multiplexed Bus Timing




Figure 2 Data Set-up and Hold Times (MPU Read)




Figure 3 Port Data Delay Timing (MPU Write)




Figure 4 Timer Output Timing





Figure 5 Mode Programming Timing



- C = 90 pF for D<sub>0</sub>/A<sub>0</sub> ~ D<sub>7</sub>/A<sub>7</sub>, A<sub>8</sub> ~ A<sub>15</sub>, E, AS, R/W
  - = 30 pF for P<sub>10</sub> ~ P<sub>17</sub>, P<sub>20</sub> ~ P<sub>24</sub>
  - R = 12 kΩ for D<sub>0</sub>/A<sub>0</sub> ~ D<sub>7</sub>/A<sub>7</sub>, A<sub>8</sub> ~ A<sub>15</sub>, E, AS, R/W
  - = 24 kΩ for P<sub>10</sub> ~ P<sub>17</sub>, P<sub>20</sub> ~ P<sub>24</sub>
- TTL Load

Figure 6 Bus Timing Test Load




Figure 7 Interrupt Sequence




Figure 8 Reset Timing

■ SIGNAL DESCRIPTIONS

● **Vcc and Vss**

These two pins are used to supply power and ground to the chip. The voltage supplied will be +5 volts  $\pm 5\%$ .

● **XTAL and EXTAL**

These connections are for a parallel resonant fundamental crystal, AT cut. Divide-by-4 circuitry is included with the internal clock, so a 4 MHz crystal may be used to run the system at 1 MHz. The divide-by-4 circuitry allows for use of the inexpensive 3.58 MHz Color TV crystal for non-time critical applications. Two 22pF capacitors are needed from the two crystal pins to ground to insure reliable operation. An example of the crystal interface is shown in Fig. 9. EXTAL may be driven by an external TTL compatible source with a 45% to 55% duty cycle. It will be divided by 4 any frequency less than or equal to 5 MHz. XTAL must be grounded if an external clock is used.

Nominal Crystal Parameter

Crystal Item	4 MHz	5 MHz
$C_0$	7pF max.	4.7pF max.
$R_S$	60 $\Omega$ max.	30 $\Omega$ typ.




Figure 9 Crystal Interface



● **V<sub>CC</sub> Standby**

This pin will supply +5 volts ±5% to the standby RAM on the chip. The first 64 bytes of RAM will be maintained in the power down mode with 8 mA current max. The circuit of figure 13 can be utilized to assure that V<sub>CC</sub> Standby does not go below V<sub>SBB</sub> during power down.

To retain information in the RAM during power down the following procedure is necessary:

- 1) Write "0" into the RAM enable bit, RAME. RAME is bit 6 of the RAM Control Register at location \$0014. This disables the standby RAM, thereby protecting it at power down.
- 2) Keep V<sub>CC</sub> Standby greater than V<sub>SBB</sub>.




Figure 10 Battery Backup for V<sub>CC</sub> Standby

● **Reset ( $\overline{RES}$ )**

This input is used to reset and start the MPU from a power down condition, resulting from a power failure or an initial startup of the processor. On power up, the reset must be held "Low" for at least 100 ms. When reset during operation,  $\overline{RES}$  must be held "Low" at least 3 clock cycles.

When a "High" level is detected, the CPU does the following:

- 1) All the higher order address lines will be forced "High".
- 2) I/O Port 2 bits, 2, 1, and 0 are latched into programmed control bits PC2, PC1 and PC0.
- 3) The last two (\$FFFE, \$FFFF) locations in memory will be used to load the program addressed by the program counter.
- 4) The interrupt mask bit is set. Clear before the CPU can recognize maskable interrupts.

● **Enable (E)**

This supplies the external clock for the rest of the system when the internal oscillator is used. It is a single phase, TTL compatible clock, and will be the divide-by-4 result of the crystal oscillator frequency. It will drive one TTL load and 90 pF capacitance.

● **Non-Maskable Interrupt ( $\overline{NMI}$ )**

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As with interrupt Request signal, the processor will complete the current instruction that is being executed before it recognizes the  $\overline{NMI}$  signal. The interrupt mask bit in the Condition Code Register has no effect on  $\overline{NMI}$ .

In response to an NMI interrupt, the Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. At the end of the sequence, a 16-bit address will be loaded that points to a vectored address located in memory locations \$FFFC and \$FFFD. An address loaded at these locations causes the CPU to branch to a non-maskable interrupt service routine in memory.

A 3.3 k $\Omega$  external resistor to V<sub>CC</sub> should be used for wire-OR and optimum control of interrupts.

Inputs  $\overline{IRQ_1}$  and  $\overline{NMI}$  are hardware interrupt lines that are sampled during E and will start the interrupt routine on the

E following the completion of an instruction.

● **Interrupt Request ( $\overline{IRQ_1}$ )**

This level sensitive input requests that an interrupt sequence be generated within the machine. The processor will complete the current instruction before it recognizes the request. At that time, if the interrupt mask bit in the Condition Code Register is not set, the machine will begin an interrupt sequence. The Index Register, Program Counter, Accumulators, and Condition Code Register are stored on the stack. Next the CPU will respond to the interrupt request by setting the interrupt mask bit "High" so that no further maskable interrupts may occur. At the end of the cycle, a 16-bit address will be loaded that points to a vectored address which is located in memory locations \$FFF8 and \$FFF9. An address loaded at these locations causes the CPU to branch to an interrupt routine in memory.

The  $\overline{IRQ_1}$  requires a 3.3 k $\Omega$  external resistor to V<sub>CC</sub> which should be used for wire-OR and optimum control of interrupts. Internal Interrupts will use an internal interrupt line ( $\overline{IRQ_2}$ ). This interrupt will operate the same as  $\overline{IRQ_1}$  except that it will use the vector address of \$FFF0 through \$FFF7.  $\overline{IRQ_1}$  will have priority to  $\overline{IRQ_2}$  if both occur at the same time. The Interrupt Mask Bit in the condition code register masks both interrupts (See Table 1).

Table 1 Interrupt Vector Location

Vector		Interrupt	
			MSB
Highest Priority	FFFE	FFFF	$\overline{RES}$
	FFFC	FFFD	$\overline{NMI}$
	FFFA	FFFB	Software Interrupt (SWI)
	FFF8	FFF9	$\overline{IRQ_1}$
	FFF6	FFF7	ICF (Input Capture)
Lowest Priority	FFF4	FFF5	OCF (Output Compare)
	FFF2	FFF3	TOF (Timer Overflow)
	FFF0	FFF1	SC1 (RDRF + ORFE + TDRE)

● **Read/Write ( $R/\overline{W}$ )**

This TTL compatible output signals the peripherals and memory devices whether the CPU is in a Read ("High") or a Write ("Low") state. The normal standby state of this signal is Read ("High"). This output can drive one TTL load and 90pF capacitance.

● **Address Strobe (AS)**

In the expanded multiplexed mode of operation, address strobe is output on this pin. This signal is used to latch the 8 LSB's of address which are multiplexed with data on D<sub>0</sub>/A<sub>0</sub> to D<sub>7</sub>/A<sub>7</sub>. An 8-bit latch is utilized in conjunction with Address Strobe, as shown in figure 11. So D<sub>0</sub>/A<sub>0</sub> to D<sub>7</sub>/A<sub>7</sub> can become data bus during the E pulse. The timing for this signal is shown in Figure 1 of Bus Timing. This signal is also used to disable the address from the multiplexed bus allowing a deselect time, t<sub>ASP</sub> before the data is enabled to the bus.

■ **PORTS**

There are two I/O ports on the HD6803 MPU; one 8-bit port and one 5-bit port. Each port has an associated write

only Data Direction Register which allows each I/O line to be programmed to act as an input or an output\*. A "1" in the corresponding Data Direction Register bit will cause that I/O line to be an output. A "0" in the corresponding Data Direction Register bit will cause that I/O line to be an input. There are two ports: Port 1, Port 2. Their addresses and the addresses of their Data Direction registers are given in Table 2.

- \* The only exception is bit 1 of Port 2, which can either be data input or Timer output.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

● I/O Port 1

This is an 8-bit port whose individual bits may be defined as inputs or outputs by the corresponding bit in its data direction register. The 8 output buffers have three-state capability, allowing them to enter a high impedance state when the peripheral data lines are used as inputs. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, these lines are TTL compatible and may also be used as a source of up to 1 mA at 1.5 V to directly drive a Darlington base. After reset, the I/O lines are configured as inputs.

● I/O Port 2

This port has five lines that may be defined as inputs or outputs by its data direction register. The 5 output buffers have three-state capability, allowing them to enter a high impedance

state when used as an input. In order to be read properly, the voltage on the input lines must be greater than 2.0 V for a logic "1" and less than 0.8 V for a logic "0". As outputs, this port has no internal pullup resistors but will drive TTL inputs directly. For driving CMOS inputs, external pullup resistors are required. After reset, the I/O lines are configured as inputs. Three pins on Port 2 (pin 8, 9 and 10 of the chip) are requested to set following values (Table 3) during reset. The values of above three pins during reset are latched into the three MSBs (Bit 5, 6 and 7) of Port 2 which are read only.

Port 2 can be configured as I/O and provides access to the Serial Communications Interface and the Timer. Bit 1 is the only pin restricted to data input or Timer output.

Table 3 The Values of three pins

Pin Number	Value
8	L
9	H
10	L

[NOTES] L; Logical "0"  
H; Logical "1"

■ BUS

● Data/Address Lines (D<sub>0</sub>/A<sub>0</sub> ~ D<sub>7</sub>/A<sub>7</sub>)


Since the data bus is multiplexed with the lower order address bus in Data/Address, latches are required to latch those address bits. The 74LS373 Transparent Octal D-type latch can be used with the HD6803 to latch the least significant address byte. Figure 11 shows how to connect the latch to the HD6803. The output control to the 74LS373 may be connected to ground.

● Address Lines (A<sub>8</sub> ~ A<sub>15</sub>)

Each line is TTL compatible and can drive one TTL load and 90 pF. After reset, these pins become output for upper order address lines (A<sub>8</sub> to A<sub>15</sub>).

■ INTERRUPT FLOWCHART

The Interrupt flowchart is depicted in Figure 16 and is common to every interrupt excluding reset.



Address: A<sub>0</sub> ~ A<sub>7</sub>

Function Table

Output Control	Enable		Output Q
	G	D	
L	H	H	H
L	H	L	L
L	L	x	Q <sub>0</sub>
H	x	x	Z

Data: D<sub>0</sub> ~ D<sub>7</sub>

Figure 11 Latch Connection


## MEMORY MAP

The MPU can provide up to 65k byte address space. A memory map is shown in Figure 12. The first 32 locations are reserved for the MPU's internal register area, as shown in Table 4 with exceptions as indicated.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00
Port 2 Data Direction Register**	01
Port 1 Data Register	02
Port 2 Data Register	03
Not Used	04*
Not Used	05*
Not Used	06*
Not Used	07*
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	0B
Output Compare Register (Low Byte)	0C
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Not Used	0F*
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

- \* External Address
- \*\* 1; Output, 0; Input



### (NOTE)

Excludes the following addresses which may be used externally: \$04, \$05, \$06, \$07, and \$0F.

Figure 12 HD6803 Memory Map

## PROGRAMMABLE TIMER

The HD6803 contains an on-chip 16-bit programmable timer which may be used to measure an input waveform while independently generating an output waveform. Pulse widths for both input and output signals may vary from a few micro-seconds to many seconds. The timer hardware consists of

- an 8-bit control and status register,
- a 16-bit free running counter,
- a 16-bit output compare register,
- a 16-bit input capture register

A block diagram of the timer registers is shown in Figure 13.

### • Free Running Counter (\$0009:\$000A)

The key element in the programmable timer is a 16-bit free running counter which is driven to increasing values by E (Enable). The counter value may be read by the CPU software at any time. The counter is cleared to zero by reset and may be considered a read-only register with one exception. Any CPU write to the counter's address (\$09) will always result in preset value of \$FFF8 being loaded into the counter regardless of the value involved in the write. This preset figure is intended for testing operation of the part, but may be of value in some applications.

### • Output Compare Register (\$000B:\$000C)

The Output Compare Register is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly compared with the current value of the free running counter. When a match is found, a flag is set (OCF) in the Timer Control and Status Register (TCSR) and the current value of the Output Level bit (OLVL) in the TCSR is clocked to the Output Level Register. Providing the Data Direction Register for Port 2, Bit 1 contains a "1" (Output), the output level register value will appear on the pin for Port 2 Bit 1. The values in the Output Compare Register and Output Level bit may then be changed to control the output level on the next compare value. The Output Compare Register is set to \$FFFF during reset. The Compare function is inhibited for one cycle following a write to the high byte of the Output Compare Register to insure a valid 16-bit value is in the register before a compare is made.

### • Input Capture Register (\$000D:\$000E)

The Input Capture Register is a 16-bit read-only register used to store the current value of the free running counter when the proper transition of an external input signal occurs. The input transition change required to trigger the counter transfer is controlled by the input Edge bit (IEDG) in the TCSR. The Data Direction Register bit for Port 2 Bit 0, should \* be clear (zero) in order to gate in the external input signal to the edge detect unit in the timer.

The input pulse width must be at least two E-cycles to ensure an input capture under all conditions.

- \* With Port 2 Bit 0 configured as an output and set to "1", the external input will still be seen by the edge detect unit.





Figure 13 Block Diagram of Programmable Timer



• **Timer Control and Status Register (TCSR) (\$0008)**

The Timer Control and Status Register consists of an 8-bit register of which all 8 bits are readable but only the low order 5 bits may be written. The upper three bits contain read-only timer status information and indicate the followings:

- a proper transition has taken place on the input pin with a subsequent transfer of the current counter value to the input capture register.
- a match has been found between the value in the free running counter and the output compare register, and when \$0000 is in the free running counter.

Each of the flags may be enabled onto the HD6803 internal bus ( $\overline{IRQ}_2$ ) with an individual Enable bit in the TCSR. If the I-bit in the HD6803 Condition Code register has been cleared, a prior vectored interrupt will occur corresponding to the flag bit(s) set. A description for each bit follows:

- Bit 0 OLVL** Output Level – This value is clocked to the output level register on a successful output compare. If the DDR for Port 2 bit 1 is set, the value will appear on the output pin.
- Bit 1 IEDG** Input Edge – This bit controls which transition of an input will trigger a transfer of the counter to the input capture register. The DDR for Port 2 Bit 0 must be clear for this function to operate. IEDG = 0 Transfer takes place on a negative edge (“High”-to-“Low” transition).  
IEDG = 1 Transfer takes place on a positive edge

(“Low”-to-“High” transition).

- Bit 2 ETOI** Enable Timer Overflow Interrupt – When set, this bit enables  $\overline{IRQ}_2$  to occur on the internal bus for a TOF interrupt; when clear the interrupt is inhibited.
- Bit 3 EOCI** Enable Output Compare Interrupt – When set, this bit enables  $\overline{IRQ}_2$  to appear on the internal bus for an output compare interrupt; when clear the interrupt is inhibited.
- Bit 4 EICI** Enable input Capture Interrupt – When set, this bit enables  $\overline{IRQ}_2$  to occur on the internal bus for an input capture interrupt; when clear the interrupt is inhibited.
- Bit 5 TOF** Timer Overflow Flag – This read-only bit is set when the counter contains \$FFFF. It is cleared by a read of the TCSR (with TOF set) followed by an CPU read of the Counter (\$09).
- Bit 6 OCF** Output Compare Flag – This read-only bit is set when a match is found between the output compare register and the free running counter. It is cleared by a read of the TCSR (with OCF set) followed by an CPU write to the output compare register (\$0B or \$0C).
- Bit 7 ICF** Input Capture Flag – This read-only status bit is set by a proper transition on the input; it is cleared by a read of the TCSR (with ICF set) followed by an CPU read of the Input Capture Register (\$0D).

■ SERIAL COMMUNICATIONS INTERFACE

The HD6803 contains a full-duplex asynchronous serial communications interface (SCI) on chip. The controller comprises a transmitter and a receiver which operate independently or each other but in the same data format and at the same data rate. Both transmitter and receiver communicate with the CPU via the data bus and with the outside world via pins 2, 3, and 4 of Port 2. The hardware, software, and registers are explained in the following paragraphs.

● Wake-Up Feature

In a typical multi-processor application, the software protocol will usually contain a destination address in the initial byte(s) of the message. In order to permit non-selected MPU's to ignore the remainder of the message, a wake-up feature is included whereby all further interrupt processing may be optionally inhibited until the beginning of the next message. When the next message appears, the hardware re-enables (or "wakes-up") for the next message. The "wake-up" is automatically triggered by a string of ten consecutive 1's which indicates an idle transmit line. The software protocol must provide for the short idle period between any two consecutive messages.

● Programmable Options

The following features of the HD6803 serial I/O section are programmable:

- format – standard mark/space (NRZ)
- Clock – external or internal
- baud rate – one of 4 per given CPU  $\phi_2$  clock frequency or external clock  $\times 8$  input
- wake-up feature – enabled or disabled
- Interrupt requests – enabled or masked individually for transmitter and receiver data registers
- clock output – internal clock enabled or disabled to Port 2 (Bit 2)
- Port 2 (bits 3 and 4) – dedicated or not dedicated to serial I/O individually for transmitter and receiver.

● Serial Communications Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 14. The registers include:

- an 8-bit control and status register
- a 4-bit rate and mode control register (write only)
- an 8-bit read only receive data register and
- an 8-bit write only transmit data register.

In addition to the four registers, the serial I/O section utilizes bit 3 (serial input) and bit 4 (serial output) of Port 2. Bit 2 of Port 2 is utilized if the internal-clock-out or external-clock-in options are selected.

**Transmit/Receive Control and Status (TRCS) Register**

The TRCS register consists of an 8-bit register of which all 8 bits may be read while only bits 0~4 may be written. The register is initialized to \$20 by reset. The bits in the TRCS register are defined as follows:





Figure 14 Serial I/O Registers


- Bit 0 WU** "Wake-up" on Next Message – set by HD6803 software and cleared by hardware on receipt of ten consecutive 1's or reset of RE flag. It should be noted that RE flag should be set in advance of CPU set of WU flag.
- Bit 1 TE** Transmit Enable – set by HD6803 to produce preamble of nine consecutive 1's and to enable gating of transmitter output to Port 2, bit 4 regardless of the DDR value corresponding to this bit; when clear, serial I/O has no effect on Port 2 bit 4.  
TE set should be after at least one bit time of data transmit rate from the set-up of transmit data rate and mode.
- Bit 2 TIE** Transmit Interrupt Enable – when set, will permit an  $IRQ_2$  interrupt to occur when bit 5 (TDRE) is set; when clear, the TDRE value is masked from the bus.
- Bit 3 RE** Receiver Enable – when set, gates Port 2 bit 3 to input of receiver regardless of DDR value for this bit; when clear, serial I/O has no effect on Port 2 bit 3.
- Bit 4 RIE** Receiver Interrupt Enable – when set, will permit an  $IRQ_2$  interrupt to occur when bit 7 (RDRF) or bit 6 (ORFE) is set; when clear, the interrupt is masked.



**Bit 5 TDRE** Transmit Data Register Empty – set by hardware when a transfer is made from the transmit data register to the output shift register. The TDRE bit is cleared by reading the status register, then

writing a new byte into the transmit data register, TDRE is initialized to 1 by reset.

**Bit 6 ORFE** Over-Run-Framing Error – set by hardware when an overrun or framing error occurs (receive only).



An overrun is defined as a new byte received with last byte still in Data Register/Buffer. A framing error has occurred when the byte boundaries in bit stream are not synchronized to bit counter. If WU-flag is set, the ORFE bit will not be set. The ORFE bit is cleared by reading the status register, then reading the Receive Data Register, or by reset.

- format
- clocking source,
- Port 2 bit 2 configuration

The register consists of 4 bits all of which are write-only and cleared by reset. The 4 bits in the register may be considered as a pair of 2-bit fields. The two low order bits control the bit rate for internal clocking and the remaining two bits control the format and clock select logic. The register definition is as follows:

**Bit 0 SS0** } Speed Select – These bits select the Baud rate for  
**Bit 1 SS1** } the internal clock. The four rates which may be selected are a function of the CPU  $\phi_2$  clock frequency. Table 5 lists the available Baud rates.

**Bit 2 CC0** } Clock Control and Format Select – this 2-bit field  
**Bit 3 CC1** } controls the format and clock select logic. Table 6 defines the bit field.

**Bit 7 RDRF** Receiver Data Register Full-set by hardware when a transfer from the input shift register to the receiver data register is made. If WU-flag is set, the RDRF bit will not be set. The RDRF bit is cleared by reading the status register, then reading the Receive Data Register, or by reset.

**Rate and Mode Control Register (RMCR)**

The Rate and Mode Control register controls the following serial I/O variables:

- Baud rate

Table 5 SCI Bit Times and Rates

SS1 : SS0	XTAL	2.4576 MHz	4.0 MHz	4.9152 MHz*
	E	614.4 kHz	1.0 MHz	1.2288 MHz
0 0	E ÷ 16	26 $\mu$ s/38,400 Baud	16 $\mu$ s/62,500 Baud	13.0 $\mu$ s/76,800 Baud
0 1	E ÷ 128	208 $\mu$ s/4,800 Baud	128 $\mu$ s/7812.5 Baud	104.2 $\mu$ s/9,600 Baud
1 0	E ÷ 1024	1.67 ms/600 Baud	1.024 ms/976.6 Baud	833.3 $\mu$ s/1,200 Baud
1 1	E ÷ 4096	6.67 ms/150 Baud	4.096 ms/244.1 Baud	3.33 ms/300 Baud

\* HD6803-1 Only

Table 6 SCI Format and Clock Source Control

CC1 : CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	–	–	–	–	–
0 1	NRZ	Internal	Not Used	**	**
1 0	NRZ	Internal	Output*	**	**
1 1	NRZ	External	Input	**	**

\* Clock output is available regardless of values for bits RE and TE.  
 \*\* Bit 3 is used for serial input if RE = "1" in TRCS; bit 4 is used for serial output if TE = "1" in TRCS.

**Internally Generated Clock**

If the user wishes for the serial I/O to furnish a clock, the following requirements are applicable:

- the values of RE and TE are immaterial.
- CC1, CC0 must be set to 10
- the maximum clock rate will be E ÷ 16.
- the clock will be at 1X the bit rate and will have a rising edge at mid-bit.

**Externally Generated Clock**

If the user wishes to provide an external clock for the serial I/O, the following requirements are applicable:

- the CC1, CC0, field in the Rate and Mode Control Register must be set to 11,
- the external clock must be set to 8 times (x8) the desired baud rate and
- the maximum external clock frequency is 1.0 MHz.

### • Serial Operations

The serial I/O hardware should be initialized by the HD6803 software prior to operation. This sequence will normally consist of;

- writing the desired operation control bits to the Rate and Mode Control Register and
- writing the desired operational control bits in the Transmit/Receive Control and Status Register.

The Transmitter Enable (TE) and Receiver Enable (RE) bits may be left set for dedicated operations.

### Transmit Operations

The transmit operation is enabled by the TE bit in the Transmit/Receive Control and Status Register. This bit when set, gates the output of the serial transmit shift register to Port 2 Bit 4 and takes unconditional control over the Data Direction Register value for Port 2, Bit 4.

Following a RES the user should configure both the Rate and Mode Control Register and the Transmit/Receive Control and Status Register for desired operation. Setting the TE bit during this procedure initiates the serial output by first transmitting a nine-bit preamble of 1's. Following the preamble, internal synchronization is established and the transmitter section is ready for operation.

At this point one of two situations exist:

- 1) if the Transmit Data Register is empty (TDRE = 1), a continuous string of ones will be sent indicating an idle line, or,
- 2) if data has been loaded into the Transmit Data Register (TDRE = 0), the word is transferred to the output shift register and transmission of the data word will begin.

During the data transmit, the 0 start bit is first transmitted. Then the 8 data bits (beginning with bit 0) followed by the stop bit, are transmitted. When the Transmitter Data Register has been emptied, the hardware sets the TDRE flag bit.

If the HD6803 fails to respond to the flag within the proper time, (TDRE is still set when the next normal transfer from the parallel data register to the serial output register should occur) then a 1 will be sent (instead of a 0) at "Start" bit time, followed by more 1's until more data is supplied to the data register. No 0's will be sent while TDRE remains a 1.

### Receive Operation

The receive operation is enabled by the RE bit which gates in the serial input through Port 2, Bit 3. The receiver section operation is conditioned by the contents of the Transmit/Receive Control and Status Register and the Rate and Mode Control Register.


The receiver bit interval is divided into 8 sub-intervals for internal synchronization. In the NRZ Mode, the received bit stream is synchronized by the first 0 (space) encountered.

The approximate center of each bit time is strobed during the next 10 bits. If the tenth bit is not a 1 (stop bit) a framing error is assumed, and bit ORFE is set. If the tenth bit as a 1, the data is transferred to the Receive Data Register, and interrupt flag RDRF is set. If RDRF is still set at the next tenth bit time, ORFE will be set, indicating an overrun has occurred. When the HD6803 responds to either flag (RDRF or ORFE) by reading the status register followed by reading the Data Register, RDRF (or ORFE) will be cleared.

### ■ RAM CONTROL REGISTER

This register, which is addressed at S0014, gives status information about the standby RAM. A 0 in the RAM enable bit (RAME) will disable the standby RAM, thereby protecting

it at power down if V<sub>CC</sub> Standby is held greater than V<sub>SB</sub> volts, as explained previously in the signal description for V<sub>CC</sub> Standby.



Bit 0 Not used.

Bit 1 Not used.

Bit 2 Not used.

Bit 3 Not used.

Bit 4 Not used.

Bit 5 Not used.

Bit 6 **RAME** The RAM Enable control bit allows the user the ability to disable the standby RAM. This bit is set to a logic "1" by RES which enables the standby RAM and can be written to one or zero under program control. When the RAM is disabled, data is read from external memory.

Bit 7 **STBY PWR** The Standby Power bit is cleared when the standby voltage is removed. This bit is a read/write status flag that the user can read which indicates that the standby RAM voltage has been applied, and the data in the standby RAM is valid.

### ■ GENERAL DESCRIPTION OF INSTRUCTION SET

The HD6803 is upward object code compatible with the HD6800 as it implements the full HMCS6800 instruction set. The execution times of key instructions have been reduced to increase throughput. In addition, new instructions have been added; these include 16-bit operations and a hardware multiply.

Included in the instruction set section are the following:

- CPU Programming Model—Figure 15.
- Addressing modes
- Accumulator and memory instructions – Table 7
- New instructions
- Index register and stack manipulations instructions – Table 8
- Jump and branch instructions – Table 9
- Condition code register manipulation instructions – Table 10
- Instructions Execution times in machine cycles – Table 11
- Summary of cycle by cycle operation – Table 12
- Summary of undefined instructions – Table 13

### • CPU Programming Model

The programming model for the HD6803 is shown in Figure 15. The double (D) accumulator is physically the same as the Accumulator A concatenated with the Accumulator B so that any operation using accumulator D will destroy information in A and B.




Figure 15 CPU Programming Model

● CPU Addressing Modes

The HD6803 8-bit micro processing unit has seven address modes that can be used by a programmer, with the addressing mode a function of both the type of instruction and the coding within the instruction. A summary of the addressing modes for a particular instruction can be found in Table 11 along with the associated instruction execution time that is given in machine cycles. With a clock frequency of 4 MHz, these times would be microseconds.

**Accumulator (ACCX) Addressing**

In accumulator only addressing, either accumulator A or accumulator B is specified. These are one-byte instructions.

**Immediate Addressing**

In immediate addressing, the operand is contained in the second byte of the instruction except LDS and LDX which have the operand in the second and third bytes of the instruction. The CPU addresses this location when it fetches the immediate instruction for execution. These are two or three-byte instructions.



Table 7 Accumulator & Memory Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register																											
		IMMED.			DIRECT			INDEX			EXTEND				IMPLIED			5	4	3	2	1	0																			
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	H	I	N	Z	V	C																			
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	BB	4	3																		A + M → A						·	·	·	·	·	·
	ADDB	CB	2	2	DB	3	2	EB	4	2	FB	4	3																		B + M → B						·	·	·	·	·	·
Add Double	ADDD	C3	4	3	D3	5	2	E3	6	2	F3	6	3																	A : B + M : M + 1 → A : B						·	·	·	·	·	·	
Add Accumulators	ABA													1B	2	1															A + B → A						·	·	·	·	·	·
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3																	A + M + C → A						·	·	·	·	·	·	
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3																	B + M + C → B						·	·	·	·	·	·	
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3																	A · M → A						·	·	·	·	·	·	
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3																	B · M → B						·	·	·	·	·	·	
Bit Test	BIT A	85	2	2	95	3	2	A5	4	2	B5	4	3																	A · M						·	·	·	·	·	·	
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3																	B · M						·	·	·	·	·	·	
Clear	CLR							6F	6	2	7F	6	3																	00 → M						·	·	·	·	·	·	
	CLRA													4F	2	1														00 → A						·	·	·	·	·	·	
	CLRB													5F	2	1														00 → B						·	·	·	·	·	·	
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3																	A - M						·	·	·	·	·	·	
	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3																	B - M						·	·	·	·	·	·	
Compare Accumulators	CBA													11	2	1														A - B						·	·	·	·	·	·	
Complement, 1's	COM							63	6	2	73	6	3																	M → M						·	·	·	·	·	·	
	COMA													43	2	1														A → A						·	·	·	·	·	·	
	COMB													53	2	1														B → B						·	·	·	·	·	·	
Complement, 2's (Negate)	NEG							60	6	2	70	6	3																	00 - M → M						·	·	·	·	·	①	
	NEGA													40	2	1														00 - A → A						·	·	·	·	·	①	
	NEGB													50	2	1														00 - B → B						·	·	·	·	·	②	
Decimal Adjust, A	DAA													19	2	1														Converts binary add of BCD characters into BCD format						·	·	·	·	·	③	
Decrement	DEC							6A	6	2	7A	6	3																	M - 1 → M						·	·	·	·	·	④	
	DECA													4A	2	1														A - 1 → A						·	·	·	·	·	④	
	DECB													5A	2	1														B - 1 → B						·	·	·	·	·	④	
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3																	A ⊕ M → A						·	·	·	·	·	·	
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3																	B ⊕ M → B						·	·	·	·	·	·	
Increment	INC							6C	6	2	7C	6	3																	M + 1 → M						·	·	·	·	·	⑤	
	INCA													4C	2	1														A + 1 → A						·	·	·	·	·	⑤	
	INCB													5C	2	1														B + 1 → B						·	·	·	·	·	⑤	
Load Accumulator	LDAA	86	2	2	96	3	2	A6	4	2	B6	4	3																M → A						·	·	·	·	·	·		
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3																M → B						·	·	·	·	·	·		
Load Double Accumulator	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3																M + 1 → B, M → A						·	·	·	·	·	·		
Multiply Unsigned	MUL													3D	10	1													A × B → A : B						·	·	·	·	·	⑩		
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3																A + M → A						·	·	·	·	·	·		
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3																B + M → B						·	·	·	·	·	·		
Push Data	PSHA													36	3	1														A → M <sub>SP</sub> , SP - 1 → SP						·	·	·	·	·	·	
	PSHB													37	3	1														B → M <sub>SP</sub> , SP - 1 → SP						·	·	·	·	·	·	
Pull Data	PULA													32	4	1														SP + 1 → SP, M <sub>SP</sub> → A						·	·	·	·	·	·	
	PULB													33	4	1														SP + 1 → SP, M <sub>SP</sub> → B						·	·	·	·	·	·	
Rotate Left	ROL							69	6	2	79	6	3																	M → A						·	·	·	·	·	⑥	
	ROLA													49	2	1														A → B						·	·	·	·	·	⑥	
	ROLB													59	2	1														B → C						·	·	·	·	·	⑥	
Rotate Right	ROR							66	6	2	76	6	3																	M → B						·	·	·	·	·	⑥	
	RORA													46	2	1														A → B						·	·	·	·	·	⑥	
	RORB													56	2	1														B → C						·	·	·	·	·	⑥	

The Condition Code Register notes are listed after Table 10.

(Continued)

Table 7 Accumulator & Memory Instructions (Continued)

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register															
		IMMED.			DIRECT			INDEX			EXTEND				IMPLIED			5	4	3	2	1	0							
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	H	I	N	Z	V	C							
Shift Left Arithmetic	ASL							68	6	2																				
	ASLA															48	2	1												
	ASLB															58	2	1												
Double Shift Left, Arithmetic	ASLD															05	3	1												
Shift Right Arithmetic	ASR							67	6	2			77	6	3															
	ASRA															47	2	1												
	ASRB															57	2	1												
Shift Right Logical	LSR							64	6	2			74	6	3															
	LSRA															44	2	1												
	LSRB															54	2	1												
Double Shift Right Logical	LSRD															04	3	1												
Store Accumulator	STAA				97	3	2	A7	4	2	B7	4	3																	
	STAB				D7	3	2	E7	4	2	F7	4	3																	
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3																	
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3																	
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3																	
Double Subtract	SUBD	83	4	3	93	5	2	A3	6	2	B3	6	3																	
Subtract Accumulators	SBA													10	2	1														
Subtract With Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3																	
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3																	
Transfer Accumulators	TAB													16	2	1														
	TBA														17	2	1													
Test Zero or Minus	TST							6D	6	2			7D	6	3															
	TSTA														4D	2	1													
	TSTB														5D	2	1													

The Condition Code Register notes are listed after Table 10.

**Direct Addressing**

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes in the machine i.e., locations zero through 255. Enhanced execution times are achieved by storing data in these locations. In most configurations, it should be a random access memory. These are two-byte instructions.

**Extended Addressing**

In extended addressing, the address contained in the second byte of the instruction is used as the higher 8-bits of the address of the operand. The third byte of the instruction is used as the lower 8-bits of the address for the operand. This is an absolute address in memory. These are three-byte instructions.

**Indexed Addressing**

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest

8-bits in the CPU. The carry is then added to the higher order 8-bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are two-byte instructions.

**Implied Addressing**

In the implied addressing mode the instruction gives the address (i.e., stack pointer, index register, etc.). These are one-byte instructions.

**Relative Addressing**

In relative addressing, the address contained in the second byte of the instruction is added to the program counter's lowest 8-bits plus two. The carry or borrow is then added to the high 8-bits. This allows the user to address data within a range of -126 to +129 bytes of the present instruction. These are two-byte instructions.

● **New Instructions**

In addition to the existing 6800 Instruction Set, the following new instructions are incorporated in the HD6803 Microcomputer.

- ABX** Adds the 8-bit unsigned accumulator B to the 16-bit X-Register taking into account the possible carry out of the low order byte of the X-Register.
- ADD** Adds the double precision ACCD\* to the double precision value M:M+1 and places the results in ACCD.
- ASLD** Shifts all bits of ACCD one place to the left. Bit 0 is loaded with zero. The C bit is loaded from the most significant bit of ACCD.
- LDD** Loads the contents of double precision memory location into the double accumulator A:B. The condition codes are set according to the data.
- LSRD** Shifts all bits of ACCD one place to the right. Bit 15 is loaded with zero. The C bit is loaded from the least significant bit to ACCD.
- MUL** Multiplies the 8 bits in accumulator A with the 8 bits in accumulator B to obtain a 16-bit unsigned number in A:B, ACCA contains MSB of result.
- PSHX** The contents of the index register is pushed onto the stack at the address contained in the stack pointer. The stack pointer is decremented by 2.
- PULX** The index register is pulled from the stack beginning at the current address contained in the stack pointer +1. The stack pointer is incremented by 2 in total.
- STD** Stores the contents of double accumulator A:B in memory. The contents of ACCD remain unchanged.
- SUBD** Subtracts the contents of M:M + 1 from the contents of double accumulator AB and places the result in ACCD.
- BRN** Never branches. If effect, this instruction can be considered a two byte NOP (No operation) requiring three cycles for execution.
- CPX** Internal processing modified to permit its use with any conditional branch instruction.

\*ACCD' is the 16 bit register (A:B) formed by concatenating the A and B accumulators. The A-accumulator is the most significant byte.

Table 8 Index Register and Stack Manipulation Instructions

Pointer Operations	Mnemonic	Addressing Modes											Boolean/ Arithmetic Operation	Condition Code Register									
		IMMED.			DIRECT			INDEX			EXTND			IMPLIED		5	4	3	2	1	0		
		OP	~	≠	OP	~	≠	OP	~	≠	OP	~		≠	OP	~	≠	H	I	N	Z	V	C
Compare Index Reg	CPX	8C	4	3													X - M : M + 1	•	•	†	†	†	†
Decrement Index Reg	DEX												09	3	1		X - 1 → X	•	•	•	†	•	•
Decrement Stack Pntr	DES												34	3	1		SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX												08	3	1		X + 1 → X	•	•	•	†	•	•
Increment Stack Pntr	INS												31	3	1		SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3				M → X <sub>H</sub> , (M + 1) → X <sub>L</sub>	•	•	⑦	†	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3				M → SP <sub>H</sub> , (M + 1) → SP <sub>L</sub>	•	•	⑦	†	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3				X <sub>H</sub> → M, X <sub>L</sub> → (M + 1)	•	•	⑦	†	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3				SP <sub>H</sub> → M, SP <sub>L</sub> → (M + 1)	•	•	⑦	†	R	•
Index Reg → Stack Pntr	TXS												35	3	1		X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX												30	3	1		SP + 1 → X	•	•	•	•	•	•
Add	ABX												3A	3	1		B + X → X	•	•	•	•	•	•
Push Data	PSHX												3C	4	1		X <sub>L</sub> → M <sub>sp</sub> , SP - 1 → SP X <sub>H</sub> → M <sub>sp</sub> , SP - 1 → SP	•	•	•	•	•	•
Pull Data	PULX												38	5	1		SP + 1 → SP, M <sub>sp</sub> → X <sub>H</sub> SP + 1 → SP, M <sub>sp</sub> → X <sub>L</sub>	•	•	•	•	•	•

The Condition Code Register notes are listed after Table 10.

Table 9 Jump and Branch Instructions

Operations	Mnemonic	Addressing Modes										Branch Test	Condition Code Register							
		RELATIVE		DIRECT		INDEX		EXTND		IMPLIED			5	4	3	2	1	0		
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #		H	I	N	Z	V	C		
Branch Always	BRA	20	3 2																	
Branch Never	BRN	21	3 2																	
Branch If Carry Clear	BCC	24	3 2																	
Branch If Carry Set	BCS	25	3 2																	
Branch If = Zero	BEQ	27	3 2																	
Branch If > Zero	BGE	2C	3 2																	
Branch If > Zero	BGT	2E	3 2																	
Branch If Higher	BHI	22	3 2																	
Branch If < Zero	BLE	2F	3 2																	
Branch If Lower Or Same	BLS	23	3 2																	
Branch If < Zero	BLT	2D	3 2																	
Branch If Minus	BMI	2B	3 2																	
Branch If Not Equal Zero	BNE	26	3 2																	
Branch If Overflow Clear	BVC	28	3 2																	
Branch If Overflow Set	BVS	29	3 2																	
Branch If Plus	BPL	2A	3 2																	
Branch To Subroutine	BSR	8D	6 2																	
Jump	JMP					6E	3 2	7E	3 3											
Jump To Subroutine	JSR			9D	5 2	AD	6 2	BD	6 3											
No Operation	NOP										01	2 1								
Return From Interrupt	RTI										3B	10 1								
Return From Subroutine	RTS										39	5 1								
Software Interrupt	SWI										3F	12 1								
Wait for Interrupt	WAI										3E	9 1								

Table 10 Condition Code Register Manipulation Instructions

Operations	Mnemonic	Addressing Modes			Boolean Operation	Condition Code Register						
		IMPLIED				5	4	3	2	1	0	
		OP	~	#		H	I	N	Z	V	C	
Clear Carry	CLC	0C	2 1		0 → C	•	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	2 1		0 → I	•	R	•	•	•	•	•
Clear Overflow	CLV	0A	2 1		0 → V	•	•	•	•	•	•	R
Set Carry	SEC	0D	2 1		1 → C	•	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	2 1		1 → I	•	S	•	•	•	•	•
Set Overflow	SEV	0B	2 1		1 → V	•	•	•	•	•	•	S
Accumulator A → CCR	TAP	06	2 1		A → CCR	⑩						
CCR → Accumulator A	TPA	07	2 1		CCR → A	•	•	•	•	•	•	•

Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result = 00000000?
- ③ (Bit C) Test: Decimal value of most significant BCD Character greater than nine? (Not cleared if previously set)
- ④ (Bit V) Test: Operand = 10000000 prior to execution?
- ⑤ (Bit V) Test: Operand = 01111111 prior to execution?
- ⑥ (Bit V) Test: Set equal to result of  $N \oplus C$  after shift has occurred.
- ⑦ (Bit N) Test: Result less than zero? (Bit 15 = 1)
- ⑧ (All) Load Condition Code Register from Stack. (See Special Operations)
- ⑨ (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
- ⑩ (All) Set according to the contents of Accumulator A.
- ⑪ (Bit C) Set equal to result of Bit 7 (ACCB)

Table 11 Instruction Execution Times in Machine Cycle

	ACCX	Imme- diate	Direct	Ex- tended	In- dexed	Im- plied	Re- lative		ACCX	Imme- diate	Direct	Ex- tended	In- dexed	Im- plied	Re- lative
ABA	•	•	•	•	•	2	•	INX	•	•	•	•	•	3	•
ABX	•	•	•	•	•	3	•	JMP	•	•	•	3	3	•	•
ADC	•	2	3	4	4	•	•	JSR	•	•	5	6	6	•	•
ADD	•	2	3	4	4	•	•	LDA	•	2	3	4	4	•	•
ADDD	•	4	5	6	6	•	•	LDD	•	3	4	5	5	•	•
AND	•	2	3	4	4	•	•	LDS	•	3	4	5	5	•	•
ASL	2	•	•	6	6	•	•	LDX	•	3	4	5	5	•	•
ASLD	•	•	•	•	•	3	•	LSR	2	•	•	6	6	•	•
ASR	2	•	•	6	6	•	•	LSRD	•	•	•	•	•	3	•
BCC	•	•	•	•	•	•	3	MUL	•	•	•	•	•	10	•
BCS	•	•	•	•	•	•	3	NEG	2	•	•	6	6	•	•
BEQ	•	•	•	•	•	•	3	NOP	•	•	•	•	•	2	•
BGE	•	•	•	•	•	•	3	ORA	•	2	3	4	4	•	•
BGT	•	•	•	•	•	•	3	PSH	3	•	•	•	•	•	•
BHI	•	•	•	•	•	•	3	PSHX	•	•	•	•	•	4	•
BIT	•	2	3	4	4	•	•	PUL	4	•	•	•	•	•	•
BLE	•	•	•	•	•	•	3	PULX	•	•	•	•	•	5	•
BLS	•	•	•	•	•	•	3	ROL	2	•	•	6	6	•	•
BLT	•	•	•	•	•	•	3	ROR	2	•	•	6	6	•	•
BMI	•	•	•	•	•	•	3	RTI	•	•	•	•	•	10	•
BNE	•	•	•	•	•	•	3	RTS	•	•	•	•	•	5	•
BPL	•	•	•	•	•	•	3	SBA	•	•	•	•	•	2	•
BRA	•	•	•	•	•	•	3	SBC	•	2	3	4	4	•	•
BRN	•	•	•	•	•	•	3	SEC	•	•	•	•	•	2	•
BSR	•	•	•	•	•	•	6	SEI	•	•	•	•	•	2	•
BVC	•	•	•	•	•	•	3	SEV	•	•	•	•	•	2	•
BVS	•	•	•	•	•	•	3	STA	•	•	3	4	4	•	•
CBA	•	•	•	•	•	2	•	STD	•	•	4	5	5	•	•
CLC	•	•	•	•	•	2	•	STS	•	•	4	5	5	•	•
CLI	•	•	•	•	•	2	•	STX	•	•	4	5	5	•	•
CLR	2	•	•	6	6	•	•	SUB	•	2	3	4	4	•	•
CLV	•	•	•	•	•	2	•	SUBD	•	4	5	6	6	•	•
CMP	•	2	3	4	4	•	•	SWI	•	•	•	•	•	12	•
COM	2	•	•	6	6	•	•	TAB	•	•	•	•	•	2	•
CPX	•	4	5	6	6	•	•	TAP	•	•	•	•	•	2	•
DAA	•	•	•	•	•	2	•	TBA	•	•	•	•	•	2	•
DEC	2	•	•	6	6	•	•	TPA	•	•	•	•	•	2	•
DES	•	•	•	•	•	3	•	TST	2	•	•	6	6	•	•
DEX	•	•	•	•	•	3	•	TSX	•	•	•	•	•	3	•
EOR	•	2	3	4	4	•	•	TXS	•	•	•	•	•	3	•
INC	2	•	•	6	6	•	•	WAI	•	•	•	•	•	9	•
INS	•	•	•	•	•	3	•								

● **Summary of Cycle by Cycle Operation**

Table 12 provides a detailed description of the information present on the Address Bus, Data Bus, and the Read/Write line (R/W) during each cycle for each instruction.

This information is useful in comparing actual with expected results during debug of both software and hardware as the

control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction. (In general, instructions with the same addressing mode and number of cycles execute in the same manner; exceptions are indicated in the table).

Table 12 Cycle by Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
<b>IMMEDIATE</b>					
ADC EOR	2	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Operand Data
AND ORA					
BIT SBC					
CMP SUB					
LDS	3	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Operand Data (High Order Byte)
LDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
CPX	4	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Operand Data (High Order Byte)
ADDD		3	Op Code Address + 2	1	Operand Data (Low Order Byte)
		4	Address Bus FFFF	1	Low Byte of Restart Vector
<b>DIRECT</b>					
ADC EOR	3	1	Op Code Address	1	Op Code
ADD LDA		2	Op Code Address + 1	1	Address of Operand
AND ORA		3	Address of Operand	1	Operand Data
BIT SBC					
CMP SUB					
STA	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address
		3	Destination Address	0	Data from Accumulator
LDS	4	1	Op Code Address	1	Op Code
LDX		2	Op Code Address + 1	1	Address of Operand
LDD		3	Address of Operand	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
STS	4	1	Op Code Address	1	Op Code
STX		2	Op Code Address + 1	1	Address of Operand
STD		3	Address of Operand	0	Register Data (High Order Byte)
		4	Address of Operand + 1	0	Register Data (Low Order Byte)
CPX	5	1	Op Code Address	1	Op Code
SUBD		2	Op Code Address + 1	1	Address of Operand
ADDD		3	Operand Address	1	Operand Data (High Order Byte)
		4	Operand Address + 1	1	Operand Data (Low Order Byte)
		5	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Subroutine Address	1	First Subroutine Op Code
		4	Stack Pointer	0	Return Address (Low Order Byte)
		5	Stack Pointer + 1	0	Return Address (High Order Byte)

(Continued)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
<b>INDEXED</b>					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data
LDS LDX LDD LDD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	1	Operand Data (Low Order Byte)
STS STX STD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	0	Operand Data (High Order Byte)
		5	Index Register Plus Offset + 1	0	Operand Data (Low Order Byte)
ASL LSR ASR NEG CLR ROL COM ROR DEC TST* INC	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register Plus Offset	1	Current Operand Data
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Index Register Plus Offset	0	New Operand Data
CPX SUBD ADDD	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	Operand Data (High Order Byte)
		5	Index Register + Offset + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Index Register + Offset	1	First Subroutine Op Code
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

\* In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

(Continued)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
<b>EXTENDED</b>					
JMP	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Jump Address (High Order Byte)
		3	Op Code Address + 2	1	Jump Address (Low Order Byte)
ADC EOR ADD LDA AND ORA BIT SBC CMP SUB	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data
STA	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Destination Address (High Order Byte)
		3	Op Code Address + 2	1	Destination Address (Low Order Byte)
		4	Operand Destination Address	0	Data from Accumulator
LDS LDX LDD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Operand Data (High Order Byte)
		5	Address of Operand + 1	1	Operand Data (Low Order Byte)
STS STX STD	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	0	Operand Data (High Order Byte)
		5	Address of Operand + 1	0	Operand Data (Low Order Byte)
ASL LSR ASR NEG CLR ROL COM ROR DEC TST* INC	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Operand (High Order Byte)
		3	Op Code Address + 2	1	Address of Operand (Low Order Byte)
		4	Address of Operand	1	Current Operand Data
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address of Operand	0	New Operand Data
CPX SUBD ADD	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Operand Address (High Order Byte)
		3	Op Code Address + 2	1	Operand Address (Low Order Byte)
		4	Operand Address	1	Operand Data (High Order Byte)
		5	Operand Address + 1	1	Operand Data (Low Order Byte)
		6	Address Bus FFFF	1	Low Byte of Restart Vector
JSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Address of Subroutine (High Order Byte)
		3	Op Code Address + 2	1	Address of Subroutine (Low Order Byte)
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

\* In the TST instruction, R/W line of the sixth cycle is "1" level, and AB = FFFF, DB = Low Byte of Reset Vector.

(Continued)



Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
<b>IMPLIED</b>					
ABA DAA SEC ASL DEC SEI ASR INC SEV CBA LSR TAB CLC NEG TAP CLI NOP TBA CLR ROL TPA CLV ROR TST COM SBA	2	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
3	Previous Register Contents	1	Irrelevant Data		
ABX	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
ASLD LSRD	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
DES INS	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Previous Register Contents	1	Irrelevant Data
INX DEX	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Address Bus FFFF	1	Low Byte of Restart Vector
PSHA PSHB	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	0	Accumulator Data
TSX	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	1	Irrelevant Data
TXS	3	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Address Bus FFFF	1	Low Byte of Restart Vector
PULA PULB	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Operand Data from Stack
PSHX	4	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Index Register (Low Order Byte)
		4	Stack Pointer - 1	0	Index Register (High Order Byte)
PULX	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Index Register (High Order Byte)
		5	Stack Pointer + 2	1	Index Register (Low Order Byte)
RTS	5	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Address of Next Instruction (High Order Byte)
		5	Stack Pointer + 2	1	Address of Next Instruction (Low Order Byte)
WAI**	9	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Op Code of Next Instruction
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer - 1	0	Return Address (High Order Byte)

(Continued)

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W Line	Data Bus
WAI**		5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer - 6	0	Contents of Cond. Code Register
MUL	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Address Bus FFFF	1	Low Byte of Restart Vector
		5	Address Bus FFFF	1	Low Byte of Restart Vector
		6	Address Bus FFFF	1	Low Byte of Restart Vector
		7	Address Bus FFFF	1	Low Byte of Restart Vector
		8	Address Bus FFFF	1	Low Byte of Restart Vector
		9	Address Bus FFFF	1	Low Byte of Restart Vector
		10	Address Bus FFFF	1	Low Byte of Restart Vector
RTI	10	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	1	Irrelevant Data
		4	Stack Pointer + 1	1	Contents of Cond. Code Reg. from Stack
		5	Stack Pointer + 2	1	Contents of Accumulator B from Stack
		6	Stack Pointer + 3	1	Contents of Accumulator A from Stack
		7	Stack Pointer + 4	1	Index Register from Stack (High Order Byte)
		8	Stack Pointer + 5	1	Index Register from Stack (Low Order Byte)
		9	Stack Pointer + 6	1	Next Instruction Address from Stack (High Order Byte)
		10	Stack Pointer + 7	1	Next Instruction Address from Stack (Low Order Byte)
SWI	12	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (Low Order Byte)
		4	Stack Pointer - 1	0	Return Address (High Order Byte)
		5	Stack Pointer - 2	0	Index Register (Low Order Byte)
		6	Stack Pointer - 3	0	Index Register (High Order Byte)
		7	Stack Pointer - 4	0	Contents of Accumulator A
		8	Stack Pointer - 5	0	Contents of Accumulator B
		9	Stack Pointer - 6	0	Contents of Cond. Code Register
		10	Stack Pointer - 7	1	Irrelevant Data
		11	Vector Address FFFA (Hex)	1	Address of Subroutine (High Order Byte)
		12	Vector Address FFFB (Hex)	1	Address of Subroutine (Low Order Byte)

(Continued)

\*\* While the MPU is in the "Wait" state, its bus state will appear as a series of MPU reads of an address which is seven locations less than the original contents of the Stack Pointer. Contrary to the HD6800, none of the ports are driven to the high impedance state by a WAI instruction.

Table 12 Cycle by Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/ $\bar{W}$ Line	Data Bus
BCC BHT BNE	3	1	Op Code Address	1	Op Code
BCS BLE BPL		2	Op Code Address + 1	1	Branch Offset
BEQ BLS BRA		3	Address Bus FFFF	1	Low Byte of Restart Vector
BGE BLT BVC BGT BMT BVS BRN					
BSR	6	1	Op Code Address	1	Op Code
		2	Op Code Address + 1	1	Branch Offset
		3	Address Bus FFFF	1	Low Byte of Restart Vector
		4	Subroutine Starting Address	1	Op Code of Next Instruction
		5	Stack Pointer	0	Return Address (Low Order Byte)
		6	Stack Pointer - 1	0	Return Address (High Order Byte)

● Summary of Undefined Instruction Operations

The HD6803 has 36 undefined instructions. When these are carried out, the contents of Register and Memory in MPU change at random.

When the op codes (4E, 5E) are used to execute, the MPU continues to increase the program counter and it will not stop until the Reset signal enters. These op codes are used to test the LSI.

Table 13 Op codes Map

HD6803 MICROPROCESSOR INSTRUCTIONS																			
OP CODE						ACC A	ACC B	IND	EXT	ACCA or SP				ACCB or X					
		0000	0001	0010	0011	0100	0101	0110	0111	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT		
HI	LO	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0000	0		SBA	BRA	TSX	NEG				SUB				0					
0001	1	NOP	CBA	BRN	INS					CMP				1					
0010	2			BHI	PULA (+1)					SBC				2					
0011	3			BLS	PULB (+1)	COM				* SUBD (+2)		* ADDD (+2)		3					
0100	4	LSRD (+1)		BCC	DES	LSR				AND				4					
0101	5	ASLD (+1)		BCS	TXS					BIT				5					
0110	6	TAP	TAB	BNE	PSHA	ROR				LDA				6					
0111	7	TPA	TBA	BEQ	PSHB	ASR				STA		STA		7					
1000	8	INX (+1)		BVC	PULX (+2)	ASL				EOR				8					
1001	9	DEX (+1)	DAA	BVS	RTS (+2)	ROL				ADC				9					
1010	A	CLV		BPL	ABX	DEC				ORA				A					
1011	B	SEV	ABA	BMI	RTI (+7)					ADD				B					
1100	C	CLC		BGE	PSHX (+1)	INC				* CPX (+2)		* LDD (+1)		C					
1101	D	SEC		BLT	MUL (+7)	TST				BSR (+4)	JSR (+2)		* (+1)	STD (+1)		D			
1110	E	CLI		BGT	WAI (+6)	**		JMP (-3)		* LDS (+1)		* LDX (+1)		E					
1111	F	SEI		BLE	SWI (+9)	CLR				* (+1)	STS (+1)		* (+1)	STX (+1)		F			
BYTE/CYCLE		1/2	1/2	2/3	1/3	1/2	1/2	2/6	3/6	2/2	2/3	2/4	3/4	2/2	2/3	2/4	3/4		

- (NOTES)
- 1) Undefined Op codes are marked with .
  - 2) ( ) indicate that the number in parenthesis must be added to the cycle count for that instruction.
  - 3) The instructions shown below are all 3 bytes and are marked with "\*\*". Immediate addressing mode of SUBD, CPX, LDS, ADDD, LDD and LDX instructions, and undefined op codes (8F, CD, CF).
  - 4) The Op codes (4E, 5E) are 1 byte/ $\infty$  cycles instructions, and are marked with "\*\*\*"




Figure 16 Interrupt Flowchart




Figure 17 HD6803 MPU Expanded Multiplexed Bus

■ **Caution for the HD6803 Family SCI, TIMER Status Flag**  
 The flags shown in Table 14 are cleared by reading/writing (flag reset condition 2) the data register corresponding to each flag after reading the status register (flag reset condition 1).

To clear the flag correctly, take the following procedure:

1. Read the status register.
2. Test the flag.
3. Read the data register.

Table 14 Status Flag Reset Conditions

	Status Flag	Flag Reset Condition 1 (Status Register)	Flag Reset Condition 2 (Data Register)
TIMER	ICF	When each flag is "1", TRCSR/Read	ICR/Read
	OCF		OCR/Write
	TOF		TC/Read
SCI	RDRF	When each flag is "1", TRCSR/Read	RDR/Read
	ORFE		TDR/Write
	TDRE		

# HD6809, HD68A09, HD68B09


## MPU (Micro Processing Unit)

The HD6809 is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.


This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809 has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications.



### ■ PIN ARRANGEMENT



(Top View)

### HD6800 COMPATIBLE

- Hardware — Interfaces with All HMCS6800 Peripherals
- Software — Upward Source Code Compatible Instruction Set and Addressing Modes

### ■ ARCHITECTURAL FEATURES

- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory

### ■ HARDWARE FEATURES

- On Chip Oscillator
- DMA/BREQ Allows DMA Operation or Memory Refresh
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- MRDY Input Extends Data Access Times for Use With Slow Memory
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories
- Compatible with MC6809, MC68A09 and MC68B09


### ■ SOFTWARE FEATURES

- 10 Addressing Modes
  - HMCS6800 Upward Compatible Addressing Modes
  - Direct Addressing Anywhere in Memory Map
  - Long Relative Branches
  - Program Counter Relative
  - True Indirect Addressing
  - Expanded Indexed Addressing:

- 0, 5, 8, or 16-bit Constant Offsets
- 8, or 16-bit Accumulator Offsets
- Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instructions with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub> *	-0.3 ~ +7.0	V
Input Voltage	V <sub>in</sub> *	-0.3 ~ +7.0	V
Operating Temperature	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ +150	°C

\* With respect to V<sub>SS</sub> (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	V <sub>CC</sub> *	4.75	5.0	5.25	V	
Input Voltage	V <sub>IL</sub> *	-0.3	-	0.8	V	
	V <sub>IH</sub> *	Logic (Ta = 0 ~ +75°C)	2.0	-	V <sub>CC</sub>	V
		Logic (Ta = -20 ~ 0°C)	2.2	-	V <sub>CC</sub>	
		$\overline{\text{RES}}$	4.0	-	V <sub>CC</sub>	
Operating Temperature	T <sub>opr</sub>	-20	25	75	°C	

\* With respect to V<sub>SS</sub> (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V<sub>CC</sub>=5V±5%, V<sub>SS</sub>=0V, Ta = -20~+75°C, unless otherwise noted.)

Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit	
			min	typ*	max	min	typ*	max	min	typ*	max		
Input "High" Voltage	Except $\overline{\text{RES}}$  RES	V <sub>IH</sub>  Ta = 0 ~ +75°C Ta = -20 ~ 0°C	2.0	-	V <sub>CC</sub>	2.0	-	V <sub>CC</sub>	2.0	-	V <sub>CC</sub>	V	
			2.2	-	V <sub>CC</sub>	2.2	-	V <sub>CC</sub>	2.2	-	V <sub>CC</sub>		
			4.0	-	V <sub>CC</sub>	4.0	-	V <sub>CC</sub>	4.0	-	V <sub>CC</sub>		
Input "Low" Voltage	V <sub>IL</sub>		-0.3	-	0.8	-0.3	-	0.8	-0.3	-	0.8	V	
Input Leakage Current	Except EX <sub>TAL</sub> , XTAL	I <sub>in</sub>	V <sub>in</sub> =0~5.25V, V <sub>CC</sub> =max	-2.5	-	2.5	-2.5	-	2.5	-2.5	-	2.5	μA
Three State (Off State) Input Current	D <sub>0</sub> ~D <sub>7</sub>	I <sub>TSI</sub>	V <sub>in</sub> =0.4~2.4V, V <sub>CC</sub> =max	-10	-	10	-10	-	10	-10	-	10	μA
	A <sub>0</sub> ~A <sub>15</sub> , R/W			-100	-	100	-100	-	100	-100	-	100	
Output "High" Voltage	D <sub>0</sub> ~D <sub>7</sub>	V <sub>OH</sub>	I <sub>LOAD</sub> =-205μA, V <sub>CC</sub> =min	2.4	-	-	2.4	-	-	2.4	-	-	V
	A <sub>0</sub> ~A <sub>15</sub> , R/W, Q, E			2.4	-	-	2.4	-	-	2.4	-	-	
	BA, BS			2.4	-	-	2.4	-	-	2.4	-	-	
Output "Low" Voltage	V <sub>OL</sub>	I <sub>LOAD</sub> =2mA		-	-	0.5	-	-	0.5	-	-	0.5	V
Power Dissipation	P <sub>D</sub>			-	-	1.0	-	-	1.0	-	-	1.0	W
Input Capacitance	D <sub>0</sub> ~D <sub>7</sub>	C <sub>in</sub>	V <sub>in</sub> =0V, Ta=25°C, f=1MHz	-	10	15	-	10	15	-	10	15	pF
	Except D <sub>0</sub> ~D <sub>7</sub>			-	7	10	-	7	10	-	7	10	
Output Capacitance	A <sub>0</sub> ~A <sub>15</sub> , R/W, BA, BS	C <sub>out</sub>		-	-	12	-	-	12	-	-	12	pF

\*Ta=25°C, V<sub>CC</sub>=5V



● AC CHARACTERISTICS (V<sub>CC</sub>=5V±5%, V<sub>SS</sub>=0V, T<sub>a</sub>=-20~+75°C, unless otherwise noted.)

1. CLOCK TIMING


Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit
			min	typ	max	min	typ	max	min	typ	max	
Frequency of Operation (Crystal or External Input)	f <sub>XTAL</sub>	Fig. 2, Fig. 3	0.4	—	4	0.4	—	6	0.4	—	8	MHz
Cycle Time	t <sub>cyt</sub>		1000	—	10000	667	—	10000	500	—	10000	ns
Total Up Time	t <sub>UT</sub>		975	—	—	640	—	—	480	—	—	ns
Processor Clock "High"	t <sub>PWEH</sub>		450	—	15500	280	—	15700	220	—	15700	ns
Processor Clock "Low"	t <sub>PWEL</sub>		430	—	5000	280	—	5000	210	—	5000	ns
E Rise and Fall Time	t <sub>Er</sub> , t <sub>Ef</sub>		—	—	25	—	—	25	—	—	20	ns
E <sub>Low</sub> to Q <sub>High</sub> Time	t <sub>AVS</sub>		200	—	250	130	—	165	80	—	125	ns
Q Clock "High"	t <sub>PWQH</sub>		450	—	5000	280	—	5000	220	—	5000	ns
Q Clock "Low"	t <sub>PWQL</sub>		450	—	15500	280	—	15700	220	—	15700	ns
Q Rise and Fall Time	t <sub>Qr</sub> , t <sub>Qf</sub>		—	—	25	—	—	25	—	—	20	ns
Q <sub>Low</sub> to E Falling	t <sub>QE</sub>		200	—	—	133	—	—	100	—	—	ns

2. BUS TIMING

Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit		
			min	typ	max	min	typ	max	min	typ	max			
Address Delay	t <sub>AD</sub>	Fig. 2, Fig. 3	—	—	200	—	—	140	—	—	110	ns		
Address Valid to Q <sub>High</sub>	t <sub>AQ</sub>		50	—	—	25	—	—	15	—	—	ns		
Peripheral Read Access Time (t <sub>UT</sub> -t <sub>AD</sub> -t <sub>DSR</sub> =t <sub>ACC</sub> )	t <sub>ACC</sub>		695	—	—	440	—	—	330	—	—	ns		
Data Set Up Time (Read)	t <sub>DSR</sub>		80	—	—	60	—	—	40	—	—	ns		
Input Data Hold Time	t <sub>DHR</sub>		10	—	—	10	—	—	10	—	—	ns		
Address Hold Time	A <sub>0</sub> ~A <sub>15</sub> , R/ $\bar{W}$	t <sub>AH</sub>	Fig. 2, Fig. 3 T <sub>a</sub> =0~+75°C		20	—	—	20	—	—	20	—	—	ns
			Fig. 2, Fig. 3 T <sub>a</sub> =-20~0°C		10	—	—	10	—	—	10	—	—	ns
Data Delay Time (Write)	t <sub>DDW</sub>	Fig. 3	—	—	200	—	—	140	—	—	110	ns		
Output Hold Time	t <sub>DHW</sub>	Fig. 3 T <sub>a</sub> =0~+75°C		30	—	—	30	—	—	30	—	—	ns	
		Fig. 3 T <sub>a</sub> =-20~0°C		20	—	—	20	—	—	20	—	—	ns	

3. PROCESSOR CONTROL TIMING


Item	Symbol	Test Condition	HD6809			HD68A09			HD68B09			Unit
			min	typ	max	min	typ	max	min	typ	max	
MRDY Set Up Time	t <sub>PCSM</sub>	Fig. 6~Fig. 10 Fig. 14, Fig. 15	125	—	—	125	—	—	110	—	—	ns
Interrupts Set Up Time	t <sub>PCS</sub>		200	—	—	140	—	—	110	—	—	ns
HALT Set Up Time	t <sub>PCSH</sub>		200	—	—	140	—	—	110	—	—	ns
RES Set Up Time	t <sub>PCSR</sub>		200	—	—	140	—	—	110	—	—	ns
DMA/BREQ Set Up Time	t <sub>PCSD</sub>		125	—	—	125	—	—	110	—	—	ns
Processor Control Rise and Fall Time	t <sub>PCr</sub> , t <sub>PCf</sub>		—	—	100	—	—	100	—	—	100	ns
Crystal Oscillator Start Time	t <sub>RC</sub>	—	—	50	—	—	30	—	—	30	ms	



- C = 30pF (BA, BS)  
130pF (D<sub>0</sub> ~ D<sub>7</sub>, E, Q)  
90pF (A<sub>0</sub> ~ A<sub>15</sub>, R/ $\bar{W}$ )
- R = 11kΩ (D<sub>0</sub> ~ D<sub>7</sub>)  
16kΩ (A<sub>0</sub> ~ A<sub>15</sub>, E, Q, R/ $\bar{W}$ )  
24kΩ (BA, BS)


All diodes are 1S2074 or equivalent.  
C includes Stray Capacitance.

Figure 1 Bus Timing Test Load



\*Hold time for BA, BS not specified.

Figure 2 Read Data from Memory or Peripherals



\*Hold time for BA, BS not specified.

Figure 3 Write Data to Memory or Peripherals

■ PROGRAMMING MODEL

As shown in Figure 4, the HD6809 adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

● Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D

register, and is formed with the A register as the most significant byte.

● Direct Page Register (DP)

The Direct Page Register of the HD6809 serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A<sub>8</sub> ~ A<sub>15</sub>) during Direct Addressing Instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.

● **Index Registers (X, Y)**

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register

offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.




Figure 4 Programming Model of The Microprocessing Unit

● **Stack Pointer (U, S)**

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The stack pointers of the HD6809 point to the top of the stack, in contrast to the HD800 stack pointer, which pointed to the next free location on the stack. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support Push and Pull instructions. This allows the HD6809 to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

● **Program Counter**

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

● **Condition Code Register**

The Condition Code Register defines the State of the Processor at any given time. See Fig. 5.




Figure 5 Condition Code Register Format

■ **CONDITION CODE REGISTER DESCRIPTION**

● **Bit 0 (C)**

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

● **Bit 1 (V)**

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

● **Bit 2 (Z)**

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

● **Bit 3 (N)**

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

● **Bit 4 (I)**

Bit 4 is the  $\overline{IRQ}$  mask bit. The processor will not recognize interrupts from the  $\overline{IRQ}$  line if this bit is set to a one. NMI,  $\overline{FIRQ}$ ,  $\overline{IRQ}$ , RES, and SWI all are set 1 to a one; SWI2 and SWI3 do not affect I.

● **Bit 5 (H)**

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is

undefined in all subtract-like instructions.

● **Bit 6 (F)**

Bit 6 is the  $\overline{\text{FIRQ}}$  mask bit. The processor will not recognize interrupts from the  $\overline{\text{FIRQ}}$  line if this bit is a one.  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{SWI}}$ , and  $\overline{\text{RES}}$  all set F to a one.  $\overline{\text{IRQ}}$ ,  $\overline{\text{SWI2}}$  and  $\overline{\text{SWI3}}$  do not affect F.

● **Bit 7 (E)**

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ **SIGNAL DESCRIPTION**

● **Power (V<sub>SS</sub>, V<sub>CC</sub>)**

Two pins are used to supply power to the part: V<sub>SS</sub> is ground or 0 volts, while V<sub>CC</sub> is +5.0V ±5%.

● **Address Bus (A<sub>0</sub>~A<sub>15</sub>)**

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF<sub>16</sub>, R/ $\overline{\text{W}}$  = "High", and BS = "Low"; this is a "dummy access" or  $\overline{\text{VMA}}$  cycle. Addresses are valid on the rising edge of Q (see Figs. 2 and 3). All address bus drivers are made high impedance when output Bus Available (BA) is "High". Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 90 pF.

● **Data Bus (D<sub>0</sub>~D<sub>7</sub>)**

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and typically 130 pF.

● **Read/Write (R/ $\overline{\text{W}}$ )**

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus. R/ $\overline{\text{W}}$  is made high impedance when BA is "High". R/ $\overline{\text{W}}$  is valid on the rising edge of Q. Refer to Figs. 2 and 3.

● **Reset ( $\overline{\text{RES}}$ )**

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Fig. 6. The Reset vectors are fetched from locations FFFE<sub>16</sub> and FFFF<sub>16</sub> (Table 1) when Interrupt Acknowledge is true, ( $\overline{\text{BA}} \cdot \text{BS}=1$ ). During initial power-on, the Reset line should be held "Low" until the clock oscillator is fully operational. See Fig. 7.

Because the HD6809 Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Map For Vector Locations		Interrupt Vector Description
MS	LS	
FFFE	FFFF	$\overline{\text{RES}}$
FFFC	FFFD	$\overline{\text{NMI}}$
FFFA	FFFB	$\overline{\text{SWI}}$
FFF8	FFF9	$\overline{\text{IRQ}}$
FFF6	FFF7	$\overline{\text{FIRQ}}$
FFF4	FFF5	$\overline{\text{SWI2}}$
FFF2	FFF3	$\overline{\text{SWI3}}$
FFF0	FFF1	Reserved

●  **$\overline{\text{HALT}}$**

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt or Bus Grant state. While halted, the MPU will not respond to external real-time requests ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) although  $\overline{\text{DMA/BREQ}}$  will always be accepted, and  $\overline{\text{NMI}}$  or  $\overline{\text{RES}}$  will be latched for later response. During the Halt state Q and E continue to run normally. If the MPU is not running ( $\overline{\text{RES}}$ ,  $\overline{\text{DMA/BREQ}}$ ), a halted state ( $\overline{\text{BA}} \cdot \text{BS}=1$ ) can be achieved by pulling  $\overline{\text{HALT}}$  "Low" while  $\overline{\text{RES}}$  is still "Low". If  $\overline{\text{DMA/BREQ}}$  and  $\overline{\text{HALT}}$  are both pulled "Low", the processor will reach the last cycle of the instruction (by reverse cycle stealing) where the machine will then become halted. See Figs. 8 and 16.

● **Bus Available, Bus Status (BA, BS)**

The BA output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. This signal does not imply that the bus will be available for more than one cycle. When BA goes "Low", an additional dead cycle will elapse before the MPU acquires the bus.

The BS output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

Table 2 MPU State Definition

BA	BS	MPU State
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT or Bus Grant

**Interrupt Acknowledge** is indicated during both cycles of a hardware-vector-fetch ( $\overline{\text{RES}}$ ,  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ,  $\overline{\text{SWI}}$ ,  $\overline{\text{SWI2}}$ ,  $\overline{\text{SWI3}}$ ). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

**Sync Acknowledge** is indicated while the MPU is waiting for external synchronization on an interrupt line.

**Halt/Bus Grant** is true when the HD6809 is in a Halt or Bus Grant condition.




Figure 6 RES Timing




Figure 7 Crystal Connections and Oscillator Start Up

• **Non Maskable Interrupt (NMI)\***

A negative edge on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than  $\overline{\text{IRQ}}$ ,  $\overline{\text{IRQ}}$  or software interrupts. During recognition of an NMI, the entire machine state is saved on the

hardware stack. After reset, an  $\overline{\text{NMI}}$  will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of  $\overline{\text{NMI}}$  "Low" must be at least one E cycle. If the  $\overline{\text{NMI}}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Fig. 9.




Figure 8 HALT and Single Instruction Execution for System Debug




Figure 9  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  Interrupt Timing




Figure 10  $\overline{\text{FIRQ}}$  Interrupt Timing

● **Fast-Interrupt Request ( $\overline{\text{FIRQ}}$ )\***

A "Low" level on this input pin will initiate a fast interrupt sequence provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request ( $\overline{\text{IRQ}}$ ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 10.

● **Interrupt Request ( $\overline{\text{IRQ}}$ )\***

A "Low" level input on this pin will initiate an interrupt Request sequence provided the mask bit (I) in the CC is clear. Since  $\overline{\text{IRQ}}$  stacks the entire machine state it provides a slower response to interrupts than  $\overline{\text{FIRQ}}$ .  $\overline{\text{IRQ}}$  also has a lower priority than  $\overline{\text{FIRQ}}$ . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Fig. 9.

\*  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ , and  $\overline{\text{IRQ}}$  requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If  $\overline{\text{IRQ}}$  and  $\overline{\text{FIRQ}}$  do not remain "Low" until completion of the current instruction they may not be recognized. However,  $\overline{\text{NMI}}$  is latched and need only remain "Low" for one cycle.

● **XTAL, EXTAL**

These inputs are used to connect the on-chip oscillator to an external parallel-resonant crystal. Alternately, the pin EXTAL may be used as a TTL level input for external timing by grounding XTAL. The crystal or external frequency is four times the bus frequency. See Fig. 7. Proper RF layout techniques should be observed in the layout of printed circuit boards.

< NOTE FOR BOARD DESIGN OF THE OSCILLATION CIRCUIT >

In designing the board, the following notes should be taken when the crystal oscillator is used.

- 1) Crystal oscillator and load capacity  $C_{in}$ ,  $C_{out}$  must be placed

near the LSI as much as possible.

[ Normal oscillation may be disturbed when external noise is induced to pin 38 and 39. ]

- 2) Pin 38 and 39 signal line should be wired apart from other signal line as much as possible. Don't wire them in parallel.

[ Normal oscillation may be disturbed when E or Q signal is feedbacked to pin 38 and 39. ]





Figure 11 Board Design of the Oscillation Circuit.

< THE FOLLOWING DESIGN MUST BE AVOIDED >

A signal line or a power source line must not cross or go near the oscillation circuit line as shown in Fig. 12 to prevent the induction from these lines and perform the correct oscillation. The resistance among XTAL, EXTAL and other pins should be over  $10M\Omega$ .



• E, Q

E is similar to the HD6800 bus timing signal  $\phi_2$ ; Q is a quadrature clock signal which leads E. Q has no parallel on the HD6800. Addresses from the MPU will be valid with the leading edge of Q. Data is latched on the falling edge of E. Timing for E and Q is shown in Fig. 13.

• MRDY

This input control signal allows stretching of E and Q to extend data-access time. E and Q operate normally while MRDY is "High". When MRDY is "Low", E and Q may be stretched in integral multiples of quarter (1/4) bus cycles, thus allowing interface to slow memories, as shown in Fig. 14. A maximum

Figure 12 Example of Normal Oscillation may be Disturbed.




Figure 13 E/Q Relationship




Figure 14 MRDY Timing



stretch is 10 microseconds. During nonvalid memory access (VMA cycles) MRDY has no effect on stretching E and Q; this inhibits slowing the processor during "don't care" bus accesses. MRDY may also be used to stretch clocks (for slow memory) when bus control has been transferred to an external device (through the use of HALT and DMA/BREQ).

Also MRDY has effect on stretching E and Q during Dead Cycle.

• **DMA/BREQ**

The DMA/BREQ input provides a method of suspending execution and acquiring the MPU bus for another use, as shown in Fig. 15. Typical uses include DMA and dynamic memory refresh.

Transition of DMA/BREQ should occur during Q. A "Low" level on this pin will stop instruction execution at the end of the current cycle. The MPU will acknowledge DMA/BREQ by setting BA and BS to "High" level. The requesting device will now have up to 15 bus cycles before the MPU retrieves the bus for self-refresh. Self-refresh requires one bus cycle with a lead-

ing and trailing dead cycle. See Fig. 16.


Typically, the DMA controller will request to use the bus by asserting DMA/BREQ pin "Low" on the leading edge of E. When the MPU replies by setting BA and BS to a one, that cycle will be a dead cycle used to transfer bus mastership to the DMA controller.

False memory accesses may be prevented during and dead cycles by developing a system DMAVMA signal which is "Low" in any cycle when BA has changed.

When BA goes "Low" (either as a result of DMA/BREQ = "High" or MPU self-refresh), the DMA device should be taken off the bus. Another dead cycle will elapse before the MPU accesses memory, to allow transfer of bus mastership without contention.


■ **MPU OPERATION**

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This



\*DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 15 Typical DMA Timing (<14 Cycles)



\*DMAVMA is a signal which is developed externally, but is a system requirement for DMA.

Figure 16 Auto-Refresh DMA Timing  
(Reverse Cycle Stealing)

sequence begins at RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt, HALT or DMA/BREQ can also alter the normal execution of instructions. Fig. 17 illustrates the flow chart for the HD6809.

#### ■ ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809 has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809 has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed
  - Zero-Offset
  - Constant Offset
  - Accumulator Offset
  - Auto Increment/Decrement
- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

#### ● Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLR.B.

#### ● Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809 uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

```
LDA #$20
LDX #$F000
LDY #CAT
```

(NOTE) # signifies Immediate addressing, \$ signifies hexadecimal value.

#### ● Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```


#### ● Extended Indirect

As a special case of indexed addressing (discussed below), "1" level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```

#### ● Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8-bit of the address to be used. The upper 8-bit of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be



(NOTE) Asserting  $\overline{RES}$  will result in entering the reset sequence from any point in the flow chart.

Figure 17 Flowchart for HD6809 Instruction

accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809 is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA    $30
SETDP  $10 (Assembler directive)
LDB    $1030
LDD    <CAT
```

(NOTE) < is an assembler directive which forces direct addressing.

● Register Addressing


Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

```
TFR    X, Y    Transfers X into Y
EXG    A, B    Exchanges A with B
PSHS   A, B, X, Y  Push Y, X, B and A onto S
PULU   X, Y, D  Pull D, X, and Y from U
```

● Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Fig. 18 lists the legal formats for the postbyte. Table 3 gives the assembler form and the number of cycles and bytes

Post-Byte Register Bit								Indexed Addressing Mode
7	6	5	4	3	2	1	0	
0	R	R	x	x	x	x	x	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	0/1	0	0	0	1	,R ++
1	R	R	0	0	0	1	0	, -R
1	R	R	0/1	0	0	1	1	, -- R
1	R	R	0/1	0	1	0	0	EA = ,R + 0 Offset
1	R	R	0/1	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	0/1	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	0/1	1	0	0	0	EA = ,R + 8 Bit Offset
1	R	R	0/1	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	0/1	1	0	1	1	EA = ,R + D Offset
1	x	x	0/1	1	1	0	0	EA = ,PC + 8 Bit Offset
1	x	x	0/1	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	1	1	1	1	1	EA = [,Address]



x = Don't Care

Figure 18 Index Addressing Postbyte Register Bit Assignments

Table 3 Indexed Addressing Mode

Type	Forms	Non Indirect			Indirect		
		Assembler Form	Postbyte OP Code	+ + ~ #	Assembler Form	Postbyte OP Code	+ + ~ #
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100	0 0	[,R]	1RR10100	3 0
	5 Bit Offset	n, R	0RRnnnnn	1 0	defaults to 8-bit		
	8 Bit Offset	n, R	1RR01000	1 1	[n, R]	1RR11000	4 1
	16 Bit Offset	n, R	1RR01001	4 2	[n, R]	1RR11001	7 2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A, R	1RR00110	1 0	[A, R]	1RR10110	4 0
	B Register Offset	B, R	1RR00101	1 0	[B, R]	1RR10101	4 0
	D Register Offset	D, R	1RR01011	4 0	[D, R]	1RR11011	7 0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2 0	not allowed		
	Increment By 2	,R ++	1RR00001	3 0	[,R ++]	1RR10001	6 0
	Decrement By 1	, -R	1RR00010	2 0	not allowed		
	Decrement By 2	, -- R	1RR00011	3 0	[, -- R]	1RR10011	6 0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100	1 1	[n, PCR]	1xx11100	4 1
	16 Bit Offset	n, PCR	1xx01101	5 2	[n, PCR]	1xx11101	8 2
Extended Indirect	16 Bit Address	-	-	- -	[n]	10011111	5 2

R = X, Y, U or S      RR:  
x = Don't Care      00 = X  
                          01 = Y  
                          10 = U  
                          11 = S

+ and # indicate the number of additional cycles and bytes for the particular variation.

added to the basic values for indexed addressing for each variation.

**Zero-Offset Indexed**

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:  
 LDD 0,X  
 LDA S

**Constant Offset Indexed**

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:  
 5-bit (-16 to +15)  
 8-bit (-128 to +127)  
 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:  
 LDA 23,X  
 LDX -2,S  
 LDY 300,X  
 LDU CAT,Y

**Accumulator-Offset Indexed**

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:  
 LDA B,Y  
 LDX D,Y  
 LEAX B,X

**Auto Increment/Decrement Indexed**

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the "High" to "Low" addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8 or 16-bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

LDA ,X+  
 STD ,Y+  
 LDB ,-Y  
 LDX ,--S

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

STX 0, X++ (X initialized to 0)

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

0 → temp      calculate the EA; temp is a holding register  
 X + 2 → X    perform autoincrement  
 X → (temp)   do store operation

• **Indexed Indirect**

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index register and an offset.

Before Execution  
 A = ×× (don't care)  
 X = \$F000  
 \$0100 LDA [\$10,X]      EA is now \$F010  
 \$F010 \$F1                \$F150 is now the  
 \$F011 \$50                new EA

\$F150 \$AA  
 After Execution  
 A = \$AA Actual Data Loaded  
 X = \$F000

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

LDA [,X]  
 LDD [10,S]  
 LDA [B,Y]  
 LDD [,X+]

• **Relative Addressing**

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

	BEQ	CAT	(short)
	BGT	DOG	(short)
CAT	LBEQ	RAT	(long)
DOG	LBGT	RABBIT	(long)

RAT NOP  
RABBIT NOP

● Program Counter Relative

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

LDA CAT, PCR  
LEAX TABLE, PCR

Since program counter relative is a type of indexing, an additional level of indirection is available.

LDA [CAT, PCR]  
LDU [DOG, PCR]

■ HD6809 INSTRUCTION SET

The instruction set of the HD6809 is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions and addressing modes are described in detail below:


● PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

● PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



← Pull Order      Push Order →

PC    U    Y    X    DP    B    A    CC  
FFFF... ← increasing memory address .....0000  
PC    S    Y    X    DP    B    A    CC


● TFR/EXG

Within the HD6809, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4-7 of postbyte define the source register, while bits 0-3 represent the destination register. Three are denoted as follows:

0000 - D	0101 - PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 - U	1010 - CC
0100 - S	1011 - DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE



● LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 4.

The LEA instruction also allows the user to access data in a position independent manner. For example:

LEAX MSG1, PCR  
LBSR PDATA (Print message routine)

MSG1 FCC 'MESSAGE'

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

- LEAa, b+ (any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)
1. b → temp (calculate the EA)
  2. b + 1 → b (modify b, postincrement)
  3. temp → a (load a)
- LEAa, -b
1. b - 1 → temp (calculate EA with predecrement)
  2. b - 1 → b (modify b, predecrement)
  3. temp → a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

Table 4 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-bit accumulator to Y
LEAY D, Y	Y + D → Y	Adds 16-bit D accumulator to Y
LEAU -10, U	U - 10 → U	Subtracts 10 from U
LEAS -10, S	S - 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S-	S + 5 → X	Transfers as well as adds

• **MUL**

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

**Long And Short Relative Branches**

The HD6809 has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

• **SYNC**

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since  $\overline{\text{FIRQ}}$  and  $\overline{\text{IRQ}}$  are not edge-triggered, a "Low" level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Fig. 19 depicts Sync timing.

**Software Interrupts**

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809, and are prioritized in the following order: SWI, SWI2, SWI3.

**16-Bit Operation**

The HD6809 has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ **CYCLE-BY-CYCLE OPERATION**

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart.  $\overline{\text{VMA}}$  is an indication of

FFFF<sub>16</sub> on the address bus, R/ $\overline{\text{W}}$ ="High" and BS="Low". The following examples illustrate the use of the chart; see Fig. 20.

**Example 1: LBSR (Branch Taken)**  
Before Execution SP = F000

	.		
	.		
	.		
\$8000	LBSR		CAT
	.		
	.		
\$A000	CAT		

**CYCLE-BY-CYCLE FLOW**

Cycle #	Address	Data	R/ $\overline{\text{W}}$	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	$\overline{\text{VMA}}$ Cycle
5	FFFF	*	1	$\overline{\text{VMA}}$ Cycle
6	A000	*	1	Computed Branch Address
7	FFFF	*	1	$\overline{\text{VMA}}$ Cycle
8	FFFF	03	0	Stack Low Order Byte of Return Address
9	EF FE	80	0	Stack High Order Byte of Return Address

**Example 2: DEC (Extended)**

\$8000	DEC	\$A000
\$A000	FCB	\$80

**CYCLE-BY-CYCLE FLOW**

Cycle #	Address	Data	R/ $\overline{\text{W}}$	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	$\overline{\text{VMA}}$ Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	$\overline{\text{VMA}}$ Cycle
7	A000	7F	0	Store the Decrement Data


\* The data bus has the data at that particular address.

■ **HD6809 INSTRUCTION SET TABLES**

The instructions of the HD6809 have been broken down into five different categories. They are as follows:


- 8-Bit operation (Table 5)
- 16-Bit operation (Table 6)
- Index register/stack pointer instructions (Table 7)
- Relative branches (long or short) (Table 8)
- Miscellaneous instructions (Table 9)

HD6809 instruction set tables and Hexadecimal Values of instructions are shown in Table 10 and Table 11.



- (NOTES) \* If the associated mask bit is set when the interrupt is requested, this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) interrupt processing continues with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).
- \*\* If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.

Figure 19 Sync Timing



(NOTE) Write operation during store instruction.

Figure 20 Address Bus Cycle-by-Cycle Performance





Table 5 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply ( $A \times B \rightarrow D$ )
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 7 Index Register/Stack Pointer Instructions

Mnemonic(s)	Operation
CMP <sub>S</sub> , CMP <sub>U</sub>	Compare memory from stack pointer
CMP <sub>X</sub> , CMP <sub>Y</sub>	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 8 Branch Instructions

Mnemonic(s)	Operation
<b>SIMPLE BRANCHES</b>	
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LB <sub>C</sub> S	Branch if carry set
BCC, LB <sub>C</sub> C	Branch if carry clear
BVS, LB <sub>V</sub> S	Branch if overflow set
BVC, LB <sub>V</sub> C	Branch if overflow clear
<b>SIGNED BRANCHES</b>	
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
<b>UNSIGNED BRANCHES</b>	
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBL <sub>S</sub>	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
<b>OTHER BRANCHES</b>	
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never






Table 9 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line







Table 10 HD6809 Instruction Set Table

INSTRUCTION/ FORMS	HD6809 ADDRESSING MODES															DESCRIPTION	5	3	2	1	0				
	IMPLIED			DIRECT			EXTENDED			IMMEDIATE			INDEXED <sup>①</sup>									RELATIVE			
	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#							OP	~ <sup>②</sup>	#	
ABX	3A	3	1																B + X → X (UNSIGNED)	•	•	•	•	•	
ADC	ADCA ADCB			99 D9	4 4	2 2	B9 F9	5 5	3 3	89 C9	2 2	2 2	A9 E9	4+ 4+	2+ 2+				A + M + C → A B + M + C → B	↑	↑	↑	↑	↑	
ADD	ADDA ADDB ADDD			9B DB D3	4 4 6	2 2 2	BB FB F3	5 5 7	3 3 3	8B CB C3	2 2 4	2 2 3	AB EB E3	4+ 4+ 6+	2+ 2+ 2+				A + M → A B + M → B D + M: M + 1 → D	↑	↑	↑	↑	↑	
AND	ANDA ANDB ANDCC			94 D4	4 4	2 2	B4 F4	5 5	3 3	84 C4 1C	2 2 3	2 2 2	A4 E4	4+ 4+	2+ 2+				A ∧ M → A B ∧ M → B CC ∧ IMM → CC	•	↑	↑	0	•	
ASL	ASLA ASLB ASL	48 58	2 2	1 1																(8) (8) (8)	↑	↑	↑	↑	↑
ASR	ASRA ASRB ASR	47 57	2 2	1 1	08	6	2	78	7	3				68	6+	2+					(8) (8) (8)	↑	↑	•	↑
BCC	BCC LBCC				07	6	2	77	7	3							24 10 24	3 5(6) 4	2 4	Branch C = 0 Long Branch C = 0	•	•	•	•	•
BCS	BCS LBCS																25 10 25	3 5(6) 4	2 4	Branch C = 1 Long Branch C = 1	•	•	•	•	•
BEQ	BEQ LBEQ																27 10 27	3 5(6) 4	2 4	Branch Z = 1 Long Branch Z = 1	•	•	•	•	•
BGE	BGE LBGE																2C 10 2C	3 5(6) 4	2 4	Branch N ⊕ V = 0 Long Branch N ⊕ V = 0	•	•	•	•	•
BGT	BGT LBGT																2E 10 2E	3 5(6) 4	2 4	Branch ZV(N ⊕ V) = 0 Long Branch ZV(N ⊕ V) = 0	•	•	•	•	•
BHI	BHI LBHI																22 10 22	3 5(6) 4	2 4	Branch CVZ = 0 Long Branch CVZ = 0	•	•	•	•	•
BHS	BHS LBHS																24 10 24	3 5(6) 4	2 4	Branch C = 0 Long Branch C = 0	•	•	•	•	•
BIT	BITA BITB				95 D5	4 4	2 2	B5 F5	5 5	3 3	85 C5	2 2	2 2	A5 E5	4+ 4+	2+ 2+				Bit Test A (M ∧ A) Bit Test B (M ∧ B)	•	↑	↑	0	•
BLE	BLE LBLE																2F 10 2F	3 5(6) 4	2 4	Branch ZV(N ⊕ V) = 1 Long Branch ZV(N ⊕ V) = 1	•	•	•	•	•
BLO	BLO LBLO																25 10 25	3 5(6) 4	2 4	Branch C = 1 Long Branch C = 1	•	•	•	•	•
BLS	BLS LBLS																23 10 23	3 5(6) 4	2 4	Branch CVZ = 1 Long Branch CVZ = 1	•	•	•	•	•
BLT	BLT LBLT																2D 10 2D	3 5(6) 4	2 4	Branch N ⊕ V = 1 Long Branch N ⊕ V = 1	•	•	•	•	•
BMI	BMI LBMI																2B 10 2B	3 5(6) 4	2 4	Branch N = 1 Long Branch N = 1	•	•	•	•	•
BNE	BNE LBNE																26 10 26	3 5(6) 4	2 4	Branch Z = 0 Long Branch Z = 0	•	•	•	•	•
BPL	BPL LBPL																2A 10 2A	3 5(6) 4	2 4	Branch N = 0 Long Branch N = 0	•	•	•	•	•
BRA	BRA LBRA																20 16	3 5	2 3	Branch Always Long Branch/ Always	•	•	•	•	•
BRN	BRN LBRN																21 10 21	3 5	2 4	Branch Never Long Branch Never	•	•	•	•	•

(to be continued)

INSTRUCTION/ FORMS		HD6809 ADDRESSING MODES													DESCRIPTION											
		IMPLIED			DIRECT			EXTENDED			IMMEDIATE			INDEXED <sup>①</sup>						RELATIVE						
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~ <sup>②</sup>	#	OP	~	#				
BSR	BSR																8D	7	2	Branch to Subroutine	•	•	•	•	•	
	LBSR																17	9	3	Long Branch to Subroutine	•	•	•	•	•	
BVC	BVC																28	3	2	Branch V = 0	•	•	•	•	•	
	LBVC																10	5(6)	4	Long Branch V = 0	•	•	•	•	•	
BVS	BVS																28	3	2	Branch V = 1	•	•	•	•	•	
	LBVS																10	5(6)	4	Long Branch V = 1	•	•	•	•	•	
CLR	CLRA	4F	2	1																0 → A	•	•	0	1	0	0
	CLRB	5F	2	1																0 → B	•	•	0	1	0	0
CMP	CMPA				0F	6	2	7F	7	3				6F	6+	2+				0 → M	•	•	0	1	0	0
	CMPB																			Compare M from A	⑨	↑	↑	↑	↑	↑
CMPD	CMPD				91	4	2	B1	5	3	81	2	2	A1	4+	2+				Compare M from B	⑧	↑	↑	↑	↑	↑
	CMPD				D1	4	2	F1	5	3	C1	2	2	E1	4+	2+				Compare M: M + 1 from D	•	↑	↑	↑	↑	↑
CMPX	CMPX				10	7	3	10	8	4	10	5	4	10	7+	3+				Compare M: M + 1 from S	•	↑	↑	↑	↑	↑
	CMPX				93	7	3	11	8	4	11	5	4	11	7+	3+				Compare M: M + 1 from U	•	↑	↑	↑	↑	↑
CMPY	CMPY				11	7	3	11	8	4	11	5	4	11	7+	3+				Compare M: M + 1 from X	•	↑	↑	↑	↑	↑
	CMPY				9C	6	2	BC	7	3	8C	4	3	AC	6+	2+				Compare M: M + 1 from Y	•	↑	↑	↑	↑	↑
COM	COMA	43	2	1																$\bar{A} \rightarrow A$	•	↑	↑	0	1	
	COMB	53	2	1																$\bar{B} \rightarrow B$	•	↑	↑	0	1	
CWA	CWA				03	6	2	73	7	3		3C	$\geq 20$	2	63	6+	2+			$\bar{M} \rightarrow M$	•	↑	↑	0	1	
	CWA																			CC $\Delta$ IMM → CC (except 1 → E)	(7)					
DAA	DAA	19	2	1																Wait for Interrupt	•	↑	↑	⑧	↑	
	DAA	4A	2	1																Decimal Adjust A	•	↑	↑	⑧	↑	
DEC	DECA	5A	2	1																A - 1 → A	•	↑	↑	↑	↑	•
	DECB	5A	2	1																B - 1 → B	•	↑	↑	↑	↑	•
EOR	EORA				0A	6	2	7A	7	3				6A	6+	2+				M - 1 → M	•	↑	↑	↑	↑	•
	EORB				98	4	2	B8	5	3	88	2	2	A8	4+	2+				A ⊕ M → A	•	↑	↑	0	•	
EXG	EXG	1E	7	2																B ⊕ M → B	•	↑	↑	0	•	
	EXG	4C	2	1																R1 ↔ R2 <sup>⑩</sup>	(10)					
INC	INCA	5C	2	1																A + 1 → A	•	↑	↑	↑	↑	•
	INCB	5C	2	1																B + 1 → B	•	↑	↑	↑	↑	•
JMP	JMP				0C	6	2	7C	7	3				6C	6+	2+				M + 1 → M	•	↑	↑	↑	↑	•
	JMP				0E	3	2	7E	4	3				6E	3+	2+				EA <sup>③</sup> → PC	•	•	•	•	•	•
JSR	JSR				9D	7	2	BD	8	3				AD	7+	2+				Jump to Subroutine	•	•	•	•	•	•
	LD				96	4	2	B6	5	3	86	2	2	A6	4+	2+				M → A	•	↑	↑	0	•	
LD	LDB				D6	4	2	F6	5	3	C6	2	2	E6	4+	2+				M → B	•	↑	↑	0	•	
	LDD				DC	5	2	FC	6	3	CC	3	3	EC	5+	2+				M: M + 1 → D	•	↑	↑	0	•	
LD	LDS				10	6	3	10	7	4	10	4	4	10	6+	3+				M: M + 1 → S	•	↑	↑	0	•	
	LDU				DE	5	2	FE	6	3	CE	3	3	EE	5+	2+				M: M + 1 → U	•	↑	↑	0	•	
LD	LDX				DE	5	2	FE	6	3	CE	3	3	EE	5+	2+				M: M + 1 → X	•	↑	↑	0	•	
	LDY				9E	5	2	BE	6	3	8E	3	3	AE	5+	2+				M: M + 1 → Y	•	↑	↑	0	•	
LEA	LEA				10	6	3	10	7	4	10	4	4	10	6+	3+				M: M + 1 → Y	•	↑	↑	0	•	
	LEAU				9E	6	3	BE	7	4	8E	4	4	AE	6+	3+				EA <sup>③</sup> → S	•	•	•	•	•	•
LEA	LEAU													32	4+	2+				EA <sup>③</sup> → U	•	•	•	•	•	•
	LEAX													33	4+	2+				EA <sup>③</sup> → X	•	•	•	•	•	•
LEA	LEAY													30	4+	2+				EA <sup>③</sup> → Y	•	•	•	•	•	•
	LEA													31	4+	2+				EA <sup>③</sup> → Y	•	•	•	•	•	•
LSL	LSLA	48	2	1																A) 	•	•	•	•	•	•
	LSLB	58	2	1																B) 	•	•	•	•	•	•
LSR	LSRA	44	2	1																M) 	•	0	↑	↑	↑	↑
	LSRB	54	2	1																A) 	•	0	↑	↑	↑	↑
MUL	MUL				04	6	2	74	7	3				64	6+	2+				M) 	•	0	↑	↑	↑	↑
	MUL																			A × B → D (Unsigned)	•	•	•	•	•	⑨
NEG	NEGA	40	2	1																$\bar{A} + 1 \rightarrow A$	⑨	↑	↑	↑	↑	↑
	NEGB	50	2	1																$\bar{B} + 1 \rightarrow B$	⑧	↑	↑	↑	↑	↑
NOP	NEG				00	6	2	70	7	3				60	6+	2+				$\bar{M} + 1 \rightarrow M$	⑧	↑	↑	↑	↑	↑
	NOP	12	2	1																No Operation	•	•	•	•	•	•

(to be continued)

INSTRUCTION/ FORMS	HD6809 ADDRESSING MODES															DESCRIPTION								
	IMPLIED			DIRECT			EXTENDED			IMMEDIATE			INDEXED <sup>①</sup>				RELATIVE			5	3	2	1	0
	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~ <sup>⑤</sup>	#	H	N	Z	V	C
OR	ORA			9A	4	2	BA	5	3	8A	2	2	AA	4+	2+				A ∨ M → A	●	†	†	0	●
	ORB			DA	4	2	FA	5	3	CA	2	2	EA	4+	2+				B ∨ M → B	●	†	†	0	●
	ORCC									1A	3	2							CC ∨ IMM → CC	(—)	(7)	(—)		
PSH	PSHS	34	5+ <sup>④</sup>	2															Push Registers on S Stack	●	●	●	●	●
	PSHU	36	5+ <sup>④</sup>	2															Push Registers on U Stack	●	●	●	●	●
PUL	PULS	35	5+ <sup>④</sup>	2															Pull Registers from S Stack	(—)	(10)	(—)		
	PULU	37	5+ <sup>④</sup>	2															Pull Registers from U Stack	(—)	(10)	(—)		
ROL	ROLA	49	2	1															A) 	●	†	†	†	†
	ROLB	59	2	1															B) 	●	†	†	†	†
	ROL				09	6	2	79	7	3			69	6+	2+				M) 	●	†	†	†	†
ROR	RORA	46	2	1															A) 	●	†	†	†	†
	RORB	56	2	1															B) 	●	†	†	†	†
	ROR				06	6	2	76	7	3			66	6+	2+				M) 	●	†	†	†	†
RTI		3B	6/15	1															Return From Interrupt	(—)	(7)	(—)		
RTS		39	5	1															Return From Subroutine	●	●	●	●	●
SBC	SBCA				92	4	2	B2	5	3	82	2	2	A2	4+	2+			A - M - C → A	(8)	†	†	†	†
	SBCB				D2	4	2	F2	5	3	C2	2	2	E2	4+	2+			B - M - C → B	(8)	†	†	†	†
SEX		1D	2	1															Sign Extend B into A	●	†	†	●	●
ST	STA				97	4	2	B7	5	3			A7	4+	2+				A → M	●	†	†	0	●
	STB				D7	4	2	F7	5	3			E7	4+	2+				B → M	●	†	†	0	●
	STD				DD	5	2	FD	6	3			ED	5+	2+				D → M: M + 1	●	†	†	0	●
	STS				10	6	3	10	7	4			10	6+	3+				S → M: M + 1	●	†	†	0	●
					DF	5	2	FF	6	3			EF	5+	2+									
	STU				DF	5	2	FF	6	3			EF	5+	2+				U → M: M + 1	●	†	†	0	●
	STX				9F	5	2	BF	6	3			AF	5+	2+				X → M: M + 1	●	†	†	0	●
	STY				10	6	3	10	7	4			10	6+	3+				Y → M: M + 1	●	†	†	0	●
					9F	5	2	BF	6	3			AF	5+	2+									
SUB	SUBA				90	4	2	B0	5	3	80	2	2	A0	4+	2+			A - M → A	(8)	†	†	†	†
	SUBB				D0	4	2	F0	5	3	C0	2	2	E0	4+	2+			B - M → B	(8)	†	†	†	†
	SUBD				93	6	2	B3	7	3	83	4	3	A3	6+	2+			D - M: M + 1 → D	●	†	†	†	†
SWI	SWI <sup>①</sup>	3F	19	1															Software Interrupt1	●	●	●	●	●
	SWI <sup>②</sup>	10	20	2															Software Interrupt2	●	●	●	●	●
		3F	11	2																				
	SWI <sup>③</sup>	11	20	2															Software Interrupt3	●	●	●	●	●
		3F																						
SYNC		13	≥4	1															Synchronize to Interrupt	●	●	●	●	●
TFR	R1, R2	1F	6	2															R1 → R2 <sup>⑩</sup>	(—)	(10)	(—)		
TST	TSTA	4D	2	1															Test A	●	†	†	0	●
	TSTB	2	2	1															Test B	●	†	†	0	●
	TST	5D	2	1															Test M	●	†	†	0	●
	TST				0D	6	2	7D	7	3			6D	6+	2+									

(NOTES)

- ① This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.
- ② R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.  
The 8 bit registers are: A, B, CC, DP  
The 16 bit registers are: X, Y, U, S, D, PC
- ③ EA is the effective address.
- ④ The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.
- ⑤ 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.
- ⑥ SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.
- ⑦ Conditions Codes set as a direct result of the instruction.
- ⑧ Value of half-carry flag is undefined.
- ⑨ Special Case — Carry set if b7 is SET.
- ⑩ Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

LEGEND:

- |    |                              |    |   |
|----|------------------------------|----|---|
| OP | Operation Code (Hexadecimal) | Z  | Zero (byte)                             |
| ~  | Number of MPU Cycles         | V  | Overflow, 2's complement                |
| #  | Number of Program Bytes      | C  | Carry from bit 7                        |
| +  | Arithmetic Plus              | †  | Test and set if true, cleared otherwise |
| -  | Arithmetic Minus             | ●  | Not Affected                            |
| x  | Multiply                     | CC | Condition Code Register                 |
| M  | Complement of M              | :  | Concatenation                           |
| →  | Transfer Into                | ∨  | Logical or                              |
| H  | Half-carry (from bit 3)      | ∧  | Logical and                             |
| N  | Negative (sign bit)          | ⊕  | Logical Exclusive or                    |

Table 11 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#		
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+		
01	*	↑			31	LEAY	↑	4+	2+	61	*	↑				
02	*				32	LEAS			4+	2+	62		*			
03	COM		6	2	33	LEAU		Indexed	4+	2+	63		COM		6+	2+
04	LSR		6	2	34	PSHS		Implied	5+	2	64		LSR		6+	2+
05	*				35	PULS			5+	2	65		*			
06	ROR		6	2	36	PSHU			5+	2	66		ROR		6+	2+
07	ASR		6	2	37	PULU			5+	2	67		ASR		6+	2+
08	ASL, LSL		6	2	38	*					68		ASL, LSL		6+	2+
09	ROL		6	2	39	RTS			5	1	69		ROL		6+	2+
0A	DEC		6	2	3A	ABX			3	1	6A		DEC		6+	2+
0B	*			3B	RTI	Implied	6, 15	1	6B	*						
0C	INC	6	2	3C	CWAI	Immed	≥20	2	6C	INC		6+	2+			
0D	TST	6	2	3D	MUL	Implied	11	1	6D	TST		6+	2+			
0E	JMP	3	2	3E	*				6E	JMP		3+	2+			
0F	CLR	Direct	6	2	3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+		
10	} See Next Page	—	—	—	40	NEGA	Implied	2	1	70	NEG	Extended	7	3		
11					41	*				71	*					
12	NOP	Implied	2	1	42	*				72	*					
13	SYNC	Implied	≥4	1	43	COMA		2	1	73	COM		7	3		
14	*				44	LSRA		2	1	74	LSR		7	3		
15	*				45	*				75	*					
16	LBRA	Relative	5	3	46	RORA		2	1	76	ROR		7	3		
17	LBSR	Relative	9	3	47	ASRA		2	1	77	ASR		7	3		
18	*				48	ASLA, LSLA		2	1	78	ASL, LSL		7	3		
19	DAA	Implied	2	1	49	ROLA		2	1	79	ROL		7	3		
1A	ORCC	Immed	3	2	4A	DECA		2	1	7A	DEC		7	3		
1B	*				4B	*				7B	*					
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC		7	3		
1D	SEX	Implied	2	1	4D	TSTA		2	1	7D	TST		7	3		
1E	EXG	↑	8	2	4E	*				7E	JMP		4	3		
1F	TFR	Implied	6	2	4F	CLRA	Implied	2	1	7F	CLR	Extended	7	3		
20	BRA	↑	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2		
21	BRN		3	2	51	*				81	CMPA		2	2		
22	BHI		3	2	52	*				82	SBCA		2	2		
23	BLS		3	2	53	COMB		2	1	83	SUBD		4	3		
24	BHS, BCC		3	2	54	LSRB		2	1	84	ANDA		2	2		
25	BLO, BCS		3	2	55	*				85	BITA		2	2		
26	BNE		3	2	56	RORB		2	1	86	LDA		2	2		
27	BEQ		3	2	57	ASRB		2	1	87	*					
28	BVC		3	2	58	ASLB, LSLB		2	1	88	EORA		2	2		
29	BVS		3	2	59	ROLB		2	1	89	ADCA		2	2		
2A	BPL	3	2	5A	DECB		2	1	8A	ORA		2	2			
2B	BMI	3	2	5B	*				8B	ADDA		2	2			
2C	BGE	3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3			
2D	BLT	3	2	5D	TSTB		2	1	8D	BSR	Relative	7	2			
2E	BGT	3	2	5E	*				8E	LDX	Immed	3	3			
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	*					

LEGEND:  
 ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)  
 # Number of program bytes  
 \* Denotes unused opcode

(to be continued)



OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3	
91	CMPA		4	2	C7	*		FD	STD	6	3				
92	SBCA		4	2	C8	EORB		FE	LDU	6	3				
93	SUBD		6	2	C9	ADCB		FF	STU	6	3				
94	ANDA		4	2	CA	ORB									
95	BITA		4	2	CB	ADDB									
96	LDA		4	2	CC	LDD									
97	STA		4	2	CD	*									
98	EORA		4	2	CE	LDU		Immed	3	3	1021	LBRN	Relative	5	4
99	ADCA		4	2	CF	*			1022	LBHI	5(6)	4			
9A	ORA	4	2			1023	LBLS	5(6)	4						
9B	ADDA	4	2	D0	SUBB	Direct	4	2	1024	LBHS, LBCC	5(6)	4			
9C	CMPX	6	2	D1	CMPB		1025	LBGS, LBLO	5(6)	4					
9D	JSR	7	2	D2	SBCB		1026	LBNE	5(6)	4					
9E	LDX	5	2	D3	ADDD		1027	LBEQ	5(6)	4					
9F	STX	Direct	5	2	D4		ANDB	1028	LBVC	5(6)	4				
			D5	BITB	1029		LBVS	5(6)	4						
A0	SUBA		Indexed	4+	2+		D6	LDB	102A	LBPL	5(6)	4			
A1	CMPA			4+	2+		D7	STB	102B	LBMI	5(6)	4			
A2	SBCA			4+	2+		D8	EORB	102C	LBGE	5(6)	4			
A3	SUBD			6+	2+		D9	ADCB	102D	LBLT	5(6)	4			
A4	ANDA			4+	2+	DA	ORB	102E	LBGT	5(6)	4				
A5	BITA			4+	2+	DB	ADDB	102F	LBLE	5(6)	4				
A6	LDA			4+	2+	DC	LDD	103F	SWI2	20	2				
A7	STA			4+	2+	DD	STD	1083	CMPD	Immed	5	4			
A8	EORA	4+		2+	DE	LDU	108C	CMPY	5		4				
A9	ADCA	4+		2+	DF	STU	Direct	5	2	108E	LDY	Immed	4	4	
AA	ORA	4+	2+			1093		CMPD	Direct	7	3				
AB	ADDA	4+	2+	E0	SUBB	Indexed		4+		2+	109C		CMPY	Direct	7
AC	CMPX	6+	2+	E1	CMPB			109E	LDY	Direct	6		3		
AD	JSR	7+	2+	E2	SBCB	109F		STY	Indexed		7+		3+		
AE	LDX	5+	2+	E3	ADDD	10A3		CMPD		Extended	7+		3+		
AF	STX	Indexed	5+	2+	E4	ANDB		10AC	CMPY		Immed		7+	3+	
			E5	BITB	10AE	LDY		Indexed	6+	3+					
B0	SUBA		5	3	E6	LDB			10AF	STY	Extended		8	4	
B1	CMPA		5	3	E7	STB		10B3	CMPD	Extended			8	4	
B2	SBCA		5	3	E8	EORB	10BC	CMPY	Immed		7	4			
B3	SUBD		7	3	E9	ADCB	10BE	LDY		Extended	7	4			
B4	ANDA		5	3	EA	ORB	10BF	STY	Immed		4	4			
B5	BITA		5	3	EB	ADDB	10CE	LDS		Direct	6	3			
B6	LDA		5	3	EC	LDD	10DE	LDS	Direct		6	3			
B7	STA		5	3	ED	STD	10DF	STS		Immed	6	3			
B8	EORA	5	3	EE	LDU	10EE	LDS	Indexed	6+		3+				
B9	ADCA	5	3	EF	STU	10EF	STS		Extended	6+	3+				
BA	ORA	5	3			10FE	LDS	Extended		7	4				
BB	ADDA	5	3	F0	SUBB	10FF	STS		Implied	20	2				
BC	CMPX	7	3	F1	CMPB	1183	CMPU	Immed		5	4				
BD	JSR	8	3	F2	SBCB	118C	CMPS		Immed	5	4				
BE	LDX	6	3	F3	ADDD	1193	CMPU	Direct		7	3				
BF	STX	Extended	6	3	F4	ANDB	119C		CMPS	Direct	7	3			
			F5	BITB	11A3	CMPU	Indexed	7+	3+						
C0	SUBB		Immed	2	2	F6		LDB	11AC	CMPS	Indexed	7+	3+		
C1	CMPB			2	2	F7	STB	11B3	CMPU	Extended		8	4		
C2	SBCB			2	2	F8	EORB	11BC	CMPS		Extended	8	4		
C3	ADDD			4	3	F9	ADCB								
C4	ANDB			2	2	FA	ORB								
C5	BITB			Immed	2	2	FB	ADDB	Extended	5	3				

(NOTE): All unused opcodes are both undefined and illegal

■ NOTE FOR USE

[1] Exceptional Operation of HD6809

(a) Exceptional Operations of DMA/BREQ, BA signals (#1)

HD6809 acknowledges the input signal level of DMA/BREQ at the end of each cycle, then determines whether the next sequence is MPU or DMA. When "Low" level is detected, HD6809 executes DMA

sequence by setting BA, BS to "High" level. However, in the conditions shown below the assertion of BA, BS delays one clock cycle.

< Conditions for the exception >

- (1) DMA/BREQ : "Low" for 6~13 cycles
- (2) DMA/BREQ : "High" for 3 cycles




Figure 21 Exception of BA, BS Output

(b) Exceptional Operations of DMA/BREQ, BA signals (#2)

HD6809 includes a self refresh counter for the re-

verse cycle steal. And it is only cleared if DMA/BREQ is inactive ("High") for 3 or more MPU cycles. So 1 or 2 inactive cycle(s) doesn't affect the self refresh counter.




Figure 22 Exception of DMA/BREQ

(c) **How to avoid these exceptional operations**

It is necessary to provide 4 or more cycles for in-

active  $\overline{\text{DMA/BREQ}}$  level as shown in Fig. 23.




Figure 23 How to Avoid Exceptional Operations

[2] **Restriction for DMA Transfer**

There is a restriction for the DMA transfer in the HD6809 (MPU), HD6844 (DMAC) system. Please take care of following.

(a) **An Example of the System Configuration**

This restriction is applied to the following system.

- (1)  $\overline{\text{DMA/BREQ}}$  is used for DMA request.
- (2) "Halt Burst Mode" is used for DMA transfer




Figure 24 An Example of HD6809, HD6844 System

(The restriction is also applied to the system which doesn't use 7474 Flip-Flop. Fig. 24, Fig. 25 shows an example which uses 7474 for synchronizing DMA request with E.)

(b) **Restriction**

"The number of transfer Byte per one DMA Burst transfer must be less than or equal to 14."

Halt burst DMA transfer should be less than or equal to 14 cycles. In another word, the number stored into DMA Byte count register should be 0~14.

★ Please than care of the section [1](b) if 2 or more DMA channels are used for the DMA transfer.

reverse cycle steals once in 14 DMA cycles by taking back the bus control. In this case, however, the action taken by MPU is a little bit different from the DMAC.

As shown in Fig. 25, DMA controller can't stop DMA transfer (A) by BA falling edge and excutes an extra DMA cycle during HD6809 dead cycle. So MPU cycle is excuted right after DMA cycle, the Bus confliction occurs at the beginning of MPU cycle.

(c) **Incorrect operation of HD6809, HD6844 system**

"Incorrect Operation" will occur if the number of DMA transfer Byte is more than 14 bytes. If  $\overline{\text{DMA/BREQ}}$  is kept in "Low" level HD6809 performs

(d) **How to impliment Halt Bust DMA transfer (> 14 cycles)**

Please use  $\overline{\text{HALT}}$  input of HD6809 for the DMA request instead of  $\overline{\text{DMA/BREQ}}$ .




Figure 25 Comparison of HD6809, HD6844 DMA cycles

[3] Note for CLR Instruction

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000 CLR \$A000  
\$A000 FCB \$80

Cycle #	Address	Data	R/W	Description
1	8000	7F	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00" into Specified Location

\* The data bus has the data at that particular address.

[4] **Note for MRDY**  
 HD6809 require synchronization of the MRDY input with the 4f clock. The synchronization necessitates an external oscillator as shown in Figure 26. The negative transition of the

MRDY signal, normally derived from the chip select decoding, must meet the  $t_{PCS}$  timing. MRDY's positive transition must occur with the rising edge of 4f.




Figure 26 MRDY Synchronization

# HD6809E, HD68A09E, HD68B09E MPU (Micro Processing Unit)

The HD6809E is a revolutionary high performance 8-bit microprocessor which supports modern programming techniques such as position independence, reentrancy, and modular programming.

This third-generation addition to the HMCS6800 family has major architectural improvements which include additional registers, instructions and addressing modes.

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any 8-bit microprocessor today.

The HD6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

## HD6800 COMPATIBLE

- Hardware — Interfaces with All HMCS6800 Peripherals
- Software — Upward Source Code Compatible Instruction Set and Addressing Modes

## ■ ARCHITECTURAL FEATURES

- Two 16-bit Index Registers
- Two 16-bit Indexable Stack Pointers
- Two 8-bit Accumulators can be Concatenated to Form One 16-Bit Accumulator
- Direct Page Register Allows Direct Addressing Throughout Memory


## ■ HARDWARE FEATURES

- External Clock Inputs, E and Q, Allow Synchronization
- TSC Input Controls Internal Bus Buffers
- LIC Indicates Opcode Fetch
- AVMA Allows Efficient Use of Common Resources in A Multiprocessor System
- BUSY is a Status Line for Multiprocessing
- Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
- Interrupt Acknowledge Output Allows Vectoring By Devices
- SYNC Acknowledge Output Allows for Synchronization to External Event
- Single Bus-Cycle RESET
- Single 5-Volt Supply Operation
- NMI Blocked After RESET Until After First Load of Stack Pointer
- Early Address Valid Allows Use With Slower Memories
- Early Write-Data for Dynamic Memories

## ■ SOFTWARE FEATURES

- 10 Addressing Modes
  - HMCS6800 Upward Compatible Addressing Modes
  - Direct Addressing Anywhere in Memory Map
  - Long Relative Branches
  - Program Counter Relative
  - True Indirect Addressing
  - Expanded Indexed Addressing:
    - 0, 5, 8, or 16-bit Constant Offsets
    - 8, or 16-bit Accumulator Offsets


HD6809EP, HD68A09EP, HD68B09EP



Auto-Increment/Decrement by 1 or 2

- Improved Stack Manipulation
- 1464 Instruction with Unique Addressing Modes
- 8 x 8 Unsigned Multiply
- 16-bit Arithmetic
- Transfer/Exchange All Registers
- Push/Pull Any Registers or Any Set of Registers
- Load Effective Address

## ■ PIN ARRANGEMENT



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub> *	-0.3 ~ +7.0	V
Input Voltage	V <sub>IN</sub> *	-0.3 ~ +7.0	V
Operating Temperature Range	T <sub>opr</sub>	-20 ~ +75	°C
Storage Temperature Range	T <sub>stg</sub>	-55 ~ +150	°C

\* With respect to V<sub>SS</sub> (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

### ■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	unit	
Supply Voltage	V <sub>CC</sub> *	4.75	5.0	5.25	V	
Input Voltage	Logic, Q, $\overline{\text{RES}}$	V <sub>IL</sub> *	-0.2	-	0.8	V
	E	V <sub>ILC</sub> *	-0.3	-	0.4	V
	Logic	V <sub>IH</sub> *	2.2	-	V <sub>CC</sub> *	V
	$\overline{\text{RES}}$		4.0	-	V <sub>CC</sub> *	V
	E	V <sub>IHC</sub> *	V <sub>CC</sub> * -0.75	-	V <sub>CC</sub> * +0.3	V
Operating Temperature	T <sub>opr</sub>	-20	25	75	°C	

\* With respect to V<sub>SS</sub> (SYSTEM GND)

### ■ ELECTRICAL CHARACTERISTICS

- DC CHARACTERISTICS (V<sub>CC</sub> = 5.0V ±5%, V<sub>SS</sub> = 0V, T<sub>a</sub> = -20 ~ +75°C, unless otherwise noted.)


Item	Symbol	Test Condition	HD6809E			HD68A09E			HD68B09E			Unit	
			min	typ*	max	min	typ*	max	min	typ*	max		
Input "High" Voltage	Logic, Q	V <sub>IH</sub>	2.2	-	V <sub>CC</sub>	2.2	-	V <sub>CC</sub>	2.2	-	V <sub>CC</sub>	V	
	$\overline{\text{RES}}$	V <sub>IHR</sub>	4.0	-	V <sub>CC</sub>	4.0	-	V <sub>CC</sub>	4.0	-	V <sub>CC</sub>	V	
	E	V <sub>IHC</sub>	V <sub>CC</sub> -0.75	-	V <sub>CC</sub> +0.3	V <sub>CC</sub> -0.75	-	V <sub>CC</sub> +0.3	V <sub>CC</sub> -0.75	-	V <sub>CC</sub> +0.3	V	
Input "Low" Voltage	Logic, Q, $\overline{\text{RES}}$	V <sub>IL</sub>	-0.2	-	0.8	-0.2	-	0.8	-0.2	-	0.8	V	
	E	V <sub>ILC</sub>	-0.3	-	0.4	-0.3	-	0.4	-0.3	-	0.4	V	
Input Leakage Current	Logic, Q, $\overline{\text{RES}}$	I <sub>in</sub>	V <sub>in</sub> = 0 ~ 5.25V, V <sub>CC</sub> = max	-2.5	-	2.5	-2.5	-	2.5	-2.5	-	2.5	μA
	E			-100	-	100	-100	-	100	-100	-	100	μA
Output "High" Voltage	D <sub>0</sub> ~ D <sub>7</sub>	V <sub>OH</sub>	I <sub>Load</sub> = -205μA, V <sub>CC</sub> = min	2.4	-	-	2.4	-	-	2.4	-	-	V
	A <sub>0</sub> ~ A <sub>15</sub> , R/ $\overline{\text{W}}$			2.4	-	-	2.4	-	-	2.4	-	-	V
	BA, BS, LIC, AVMA, BUSY			2.4	-	-	2.4	-	-	2.4	-	-	V
Output "Low" Voltage	V <sub>OL</sub>	I <sub>Load</sub> = 2mA, V <sub>CC</sub> = min	-	-	0.5	-	-	0.5	-	-	0.5	V	
Power Dissipation	P <sub>D</sub>		-	-	1.0	-	-	1.0	-	-	1.0	W	
Input Capacitance	D <sub>0</sub> ~ D <sub>7</sub> , Logic Input, Q, $\overline{\text{RES}}$	C <sub>in</sub>	V <sub>in</sub> = 0V, T <sub>a</sub> = 25°C, f = 1MHz	-	10	15	-	10	15	-	10	15	pF
	E			-	30	50	-	30	50	-	30	50	pF
Output Capacitance	A <sub>0</sub> ~ A <sub>15</sub> , R/ $\overline{\text{W}}$ , BA, BS, LIC, AVMA, BUSY	C <sub>out</sub>	V <sub>in</sub> = 0V, T <sub>a</sub> = 25°C, f = 1MHz	-	10	15	-	10	15	-	10	15	pF
Frequency of Operation	E, Q	f		0.1	-	1.0	0.1	-	1.5	0.1	-	2.0	MHz
Three-State (Off State) Input Current	D <sub>0</sub> ~ D <sub>7</sub>	I <sub>TSI</sub>	V <sub>in</sub> = 0.4 ~ 2.4V, V <sub>CC</sub> = max	-10	-	10	-10	-	10	-10	-	10	μA
	A <sub>0</sub> ~ A <sub>15</sub> , R/ $\overline{\text{W}}$			-100	-	100	-100	-	100	-100	-	100	μA

\* T<sub>a</sub> = 25°C, V<sub>CC</sub> = 5V


● AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20 \sim +75^\circ C$ , unless otherwise noted.)  
**READ/WRITE TIMING**

Item	Symbol	Test Condition	HD6809E			HD68A09E			HD68B09E			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Cycle Time	$t_{cyc}$	Fig. 1, 2, 7 ~ 10, 14 and 17	1000	—	10000	667	—	10000	500	—	10000	ns	
Peripheral Read Access Times $t_{cyc} - t_{Ef} - t_{AD} - t_{DSR} = t_{ACC}$	$t_{ACC}$		695	—	—	440	—	—	330	—	—	ns	
Data Setup Time (Read)	$t_{DSR}$		80	—	—	60	—	—	40	—	—	ns	
Input Data Hold Time	$t_{DHR}$		10	—	—	10	—	—	10	—	—	ns	
Output Data Hold Time	$T_a = 0 \sim +75^\circ C$ $T_a = -20 \sim 0^\circ C$		$t_{DHW}$	30	—	—	30	—	—	30	—	—	ns
				20	—	—	20	—	—	20	—	—	ns
Address Hold Time (Address, R/W)	$T_a = 0 \sim +75^\circ C$ $T_a = -20 \sim 0^\circ C$		$t_{AH}$	20	—	—	20	—	—	20	—	—	ns
				10	—	—	10	—	—	10	—	—	ns
Address Delay	$t_{AD}$		—	—	200	—	—	140	—	—	120	ns	
Data Delay Time (Write)	$t_{DDW}$		—	—	200	—	—	140	—	—	110	ns	
E Clock "Low"	$t_{PWEL}$		450	—	9500	295	—	9500	210	—	9500	ns	
E Clock "High" (Measured at $V_{IH}$ )	$t_{PWEH}$		450	—	9500	280	—	9500	220	—	9500	ns	
E Rise and Fall Time	$t_{Er}, t_{Ef}$		—	—	25	—	—	25	—	—	20	ns	
Q Clock "High"	$t_{PWQH}$		450	—	9500	280	—	9500	220	—	9500	ns	
Q Rise and Fall Time	$t_{Qr}, t_{Qf}$		—	—	25	—	—	25	—	—	20	ns	
E "Low" to Q Rising	$t_{EQ1}$		200	—	—	130	—	—	100	—	—	ns	
Q "High" to E Rising	$t_{EQ2}$		200	—	—	130	—	—	100	—	—	ns	
E "High" to Q Falling	$t_{EQ3}$		200	—	—	130	—	—	100	—	—	ns	
Q "Low" to E Falling	$t_{EQ4}$		200	—	—	130	—	—	100	—	—	ns	
Interrupts HALT, RES and TSC Setup Time	$t_{PCS}$		200	—	—	140	—	—	110	—	—	ns	
TSC Drive to Valid Logic Levels	$t_{TSA}$	—	—	210	—	—	150	—	—	120	ns		
TSC Release MOS Buffers to High Impedance	$t_{TSR}$	—	—	200	—	—	140	—	—	110	ns		
TSC Three-State Delay	$t_{TSD}$	—	—	120	—	—	85	—	—	80	ns		
Control Delay (BUSY, LIC)	$t_{CD}$	—	—	300	—	—	250	—	—	200	ns		
Control Delay (AVMA*)	$t_{CD}$	—	—	300	—	—	270	—	—	240	ns		
Processor Control Rise/Fall	$t_{PCr}, t_{PCf}$	—	—	100	—	—	100	—	—	100	ns		
TSC Input Delay	$t_{PCT}$	10	—	—	10	—	—	10	—	—	ns		

\* AVMA drives a not-valid data before providing correct output, so spec  $t_{CD \max} = 270 \text{ nsec}$  (HD68A09E) and  $240 \text{ nsec}$  (HD68B09E) are applied to this signal. When this delay time causes a problem in user's application, please use D-type latch to get stable output.








\* Hold time for BA, BS not specified

(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 1 Read Data from Memory or Peripherals



\* Hold time for BA, BS not specified

(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 2 Write Data to Memory or Peripherals





Figure 3 HD6809E Expanded Block Diagram



C = 30 pF for BA, BS, LIC, AVMA, BUSY  
 130 pF for D<sub>0</sub> ~ D<sub>7</sub>  
 90 pF for A<sub>0</sub> ~ A<sub>15</sub>, R/W

R = 11.7 kΩ for D<sub>0</sub> ~ D<sub>7</sub>  
 16.5 kΩ for A<sub>0</sub> ~ A<sub>15</sub>, R/W  
 24 kΩ for BA, BS, LIC, AVMA, BUSY

All diodes are 1S2074(H) or equivalent.  
 C includes stray capacitance.

Figure 4 Bus Timing Test Load

■ PROGRAMMING MODEL

As shown in Figure 5, the HD6809E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

● Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

● Direct Page Register (DP)

The Direct Page Register of the HD6809E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A<sub>8</sub> ~ A<sub>15</sub>) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.




Figure 5 Programming Model of The Microprocessing Unit

● **Index Registers (X, Y)**

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

● **Stack Pointer (U, S)**

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the HD6809E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6809E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

● **Program Counter (PC)**

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

● **Condition Code Register (CC)**

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

■ **CONDITION CODE REGISTER DESCRIPTION**

● **Bit 0 (C)**

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

● **Bit 1 (V)**

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

● **Bit 2 (Z)**

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

● **Bit 3 (N)**

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

• **Bit 4 (I)**

Bit 4 is the  $\overline{\text{IRQ}}$  mask bit. The processor will not recognize interrupts from the  $\overline{\text{IRQ}}$  line if this bit is set to a one.  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ,  $\overline{\text{RES}}$  and  $\overline{\text{SWI}}$  all set I to a one;  $\overline{\text{SWI2}}$  and  $\overline{\text{SWI3}}$  do not affect I.

• **Bit 5 (H)**

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

• **Bit 6 (F)**

Bit 6 is the  $\overline{\text{FIRQ}}$  mask bit. The processor will not recognize interrupts from the  $\overline{\text{FIRQ}}$  line if this bit is a one.  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{SWI}}$ , and  $\overline{\text{RES}}$  all set F to a one.  $\overline{\text{IRQ}}$ ,  $\overline{\text{SWI2}}$  and  $\overline{\text{SWI3}}$  do not affect F.

• **Bit 7 (E)**

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ **HD6809E MPU SIGNAL DESCRIPTION**

• **Power (VSS, VCC)**

Two pins are used to supply power to the part: Vss is ground or 0 volts, while Vcc is +5.0 V ±5%.

• **Address Bus (A<sub>0</sub> ~ A<sub>15</sub>)**

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address  $\text{FFFF}_{16}$ ,  $\text{R}/\overline{\text{W}}$  = "High", and BS = "Low"; this is a "dummy access" or  $\overline{\text{VMA}}$  cycle. All address bus drivers are made high-impedance when output Bus Available (BA) is "High" or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

• **Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)**

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

• **Read/Write (R/ $\overline{\text{W}}$ )**

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data onto the data bus.  $\text{R}/\overline{\text{W}}$  is made high impedance when BA is "High" or when TSC is asserted. Refer to Figures 1 and 2.

•  **$\overline{\text{RES}}$**

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations  $\text{FFFE}_{16}$  and  $\text{FFFF}_{16}$  (Table 1) when Interrupt Acknowledge is true, ( $\overline{\text{BA}} \cdot \text{BS} = 1$ ). During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6809E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system.

This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Map for Vector Locations		Interrupt Vector Description
MS	LS	
FFFE	FFFF	$\overline{\text{RES}}$
FFFC	FFFD	NMI
FFFA	FFFB	SWI
FFF8	FFF9	$\overline{\text{IRQ}}$
FFF6	FFF7	$\overline{\text{FIRQ}}$
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

•  **$\overline{\text{HALT}}$**

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) although NMI or  $\overline{\text{RES}}$  will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state ( $\text{BA} \cdot \text{BS} = 1$ ) can be achieved by pulling  $\overline{\text{HALT}}$  "Low" while  $\overline{\text{RES}}$  is still "Low". See Figure 8.

• **Bus Available, Bus Status (BA, BS)**

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.


The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU State		MPU State Definition
BA	BS	
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	HALT Acknowledge

**Interrupt Acknowledge** is indicated during both cycles of a hardware-vector-fetch ( $\overline{\text{RES}}$ , NMI,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ , SWI, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.


**Sync Acknowledge** is indicated while the MPU is waiting for external synchronization on an interrupt line.

**Halt Acknowledge** is indicated when the HD6809E is in a Halt condition.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 7 RES Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 8 HALT and Single Instruction Execution for System Debug

- **Non Maskable Interrupt ( $\overline{\text{NMI}}$ )\***

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$  or software interrupts. During recognition of an  $\overline{\text{NMI}}$ , the entire machine state is saved on the hardware stack. After reset, an  $\overline{\text{NMI}}$  will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of  $\overline{\text{NMI}}$  low must be at least one E cycle. If the  $\overline{\text{NMI}}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

- **Fast-Interrupt Request ( $\overline{\text{FIRQ}}$ )\***

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request ( $\overline{\text{IRQ}}$ ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

- **Interrupt Request ( $\overline{\text{IRQ}}$ )\***

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since  $\overline{\text{IRQ}}$  stacks the entire machine state it provides a slower response to interrupts than  $\overline{\text{FIRQ}}$ .  $\overline{\text{IRQ}}$  also has a lower priority than  $\overline{\text{FIRQ}}$ . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

\*  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ , and  $\overline{\text{IRQ}}$  requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAJ condition is present. If  $\overline{\text{IRQ}}$  and  $\overline{\text{FIRQ}}$  do not remain "Low" until completion of the current instruction they may not be recognized. However,  $\overline{\text{NMI}}$  is latched and need only remain "Low" for one cycle.

- **Clock Inputs E, Q**

E and Q are the clock signals required by the HD6809E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU,  $t_{AD}$  after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6809E.

- **BUSY**

Busy will be "High" for the read and modify cycles of a read-modify-write instruction and during the access of the first byte

of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the re-arbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid  $t_{CD}$  after the rising edge of Q.

- **AVMA**

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multi-processor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid  $t_{CD}$  after the rising edge of Q.

- **LIC**

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWAJ or RESET) in SYNC state or while stacking during interrupts. LIC is valid  $t_{CD}$  after the rising edge of Q.


- **TSC**

TSC (Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.

- **MPU Operation**


During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RES and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAJ, RTI and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6809E.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.  $E$  clock shown for reference only.

Figure 9  $\overline{IRQ}$  and  $\overline{NMI}$  Interrupt Timing





(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{Lmax}$  unless otherwise specified. E clock shown for reference only.

Figure 10 FIRQ Interrupt Timing




Figure 11 HD6809E Clock Generator






Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)




(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 13 BUSY Timing (ASL Extended Indirect Instruction)



(NOTES) Data will be asserted by the MPU only during the interval while  $\overline{R/W}$  is "Low", and E or Q is "High".  
Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 14 TSC Timing



HD6809E Interrupt Structure

Bus State	BA	BS
Running	0	0
Interrupt or Reset Acknowledge	0	1
Sync Acknowledge	1	0
Halt Acknowledge	1	1

Figure 15 Flowchart for HD6809E Instruction

(NOTES) 1. Asserting RES will result in entering the reset sequence from any point in the flow chart.  
 2. BUSY is "High" during first vector fetch cycle.

■ ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6809E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6809E:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed
  - Zero-Offset
  - Constant Offset
  - Accumulator Offset
  - Auto Increment/Decrement
- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

● Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLR B.

● Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6809E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with immediate Addressing are:

```
LDA #$20
LDX #$F000
LDY #CAT
```

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

● Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```

● Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```

● Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6809E is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA $30
SETDP $10 (Assembler directive)
LDB $1030
LDD <CAT
```

(NOTE) < is an assembler directive which forces direct addressing.

● Register Addressing


Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

```
TFR X,Y Transfer X into Y
EXG A,B Exchanges A with B
PSHS A,B,X,Y Push Y,X,B and A onto S
PULU X,Y,D Pull D,X, and Y from U
```

● Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

Post-Byte Register Bit								Indexed Addressing Mode
7	6	5	4	3	2	1	0	
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	i	0	0	0	1	,R ++
1	R	R	0	0	0	1	0	,-R
1	R	R	i	0	0	1	1	,--R
1	R	R	i	0	1	0	0	EA = ,R + 0 Offset
1	R	R	i	0	1	0	1	EA = ,R + AC CB Offset
1	R	R	i	0	1	1	0	EA = ,R + AC CA Offset
1	R	R	i	1	0	0	0	EA = ,R + 8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = ,R + D Offset
1	x	x	i	1	1	0	0	EA = ,PC + 8 Bit Offset
1	x	x	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	i	1	1	1	1	EA = [,Address]



x = Don't Care  
d = Offset Bit  
i = { 0 = Non Indirect  
1 = Indirect

Figure 16 Index Addressing Postbyte Register Bit Assignments

Table 2 Indexed Addressing Mode

Type	Forms	Non Indirect			Indirect		
		Assembler Form	Postbyte OP Code	+ + ~ #	Assembler Form	Postbyte OP Code	+ + ~ #
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100	0 0	[,R]	1RR10100	3 0
	5 Bit Offset	n, R	0RRnnnnn	1 0	defaults to 8-bit		
	8 Bit Offset	n, R	1RR01000	1 1	[n, R]	1RR11000	4 1
	16 Bit Offset	n, R	1RR01001	4 2	[n, R]	1RR11001	7 2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A, R	1RR00110	1 0	[A, R]	1RR10110	4 0
	B Register Offset	B, R	1RR00101	1 0	[B, R]	1RR10101	4 0
	D Register Offset	D, R	1RR01011	4 0	[D, R]	1RR11011	7 0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2 0	not allowed		
	Increment By 2	,R ++	1RR00001	3 0	[,R ++]	1RR10001	6 0
	Decrement By 1	, - R	1RR00010	2 0	not allowed		
	Decrement By 2	, - - R	1RR00011	3 0	[, - - R]	1RR10011	6 0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100	1 1	[n, PCR]	1xx11100	4 1
	16 Bit Offset	n, PCR	1xx01101	5 2	[n, PCR]	1xx11101	8 2
Extended Indirect	16 Bit Address	-	-	-	[n]	10011111	5 2

R = X, Y, U or S      RR:  
 x = Don't Care      00 = X  
                           01 = Y  
                           10 = U  
                           11 = S

+ and # indicate the number of additional cycles and bytes for the particular variation.

**Zero-Offset Indexed**

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:  
 LDD 0, X  
 LDA S

**Constant Offset Indexed**

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:  
 5-bit (-16 to +15)  
 8-bit (-128 to +127)  
 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:  
 LDA 23, X  
 LDX -2, S

LDY 300, X  
 LDU CAT, Y

**Accumulator-Offset Indexed**

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:  
 LDA B, Y  
 LDX D, Y  
 LEAX B, X

**Auto Increment/Decrement Indexed**

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-

decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```
LDA  ,X +
STD  ,Y ++
LDB  ,-Y
LDX  ,--S
```

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

```
STX 0, X ++ (X initialized to 0)
```

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

```
0 → temp    calculate the EA; temp is a holding register
X + 2 → X    perform autoincrement
X → (temp)   do store operation
```

● **Indexed Indirect**

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

```
Before Execution
A = XX (don't care)
X = $F000
$0100 LDA [10, X]    EA is now $F010
$F010 $F1            $F150 is now the
$F011 $50            new EA
$F150 $AA
After Execution
A = $AA (Actual Data Loaded)
X = $F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

```
LDA  [, X]
LDD  [10, S]
LDA  [B, Y]
LDD  [, X ++ ]
```

● **Relative Addressing**

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

```
BEQ  CAT    (short)
BGT  DOG    (short)
```

```
CAT  LBEQ    RAT    (long)
DOG  LBGT    RABBIT (long)
.
.
.
RAT  NOP
RABBIT NOP
```

● **Program Counter Relative**

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

```
LDA  CAT, PCR
LEAX TABLE, PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA  [CAT, PCR]
LDU  [DOG, PCR]
```

■ **HD6809E INSTRUCTION SET**

The instruction set of the HD6809E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detail below:


● **PSHU/PSHS**

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

● **PULU/PULS**

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE



```
← Pull Order          Push Order →
PC    U  Y  X  DP  B  A  CC
FFFF ..... ← increasing memory address ..... 0000
PC    S  Y  X  DP  B  A  CC
```


● **TFR/EXG**

Within the HD6809E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4~7 of postbyte define the source register, while bits 0~3 represent the destination register. These are denoted as follows:

0000 – D	0101 – PC
0001 – X	1000 – A
0010 – Y	1001 – B
0011 – U	1010 – CC
0100 – S	1011 – DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE



● **LEAX/LEAY/LEAU/LEAS**

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

```

LEAX   MSG1, PCR
LBSR  PDATA (Print message routine)
.
.
MSG1  FCC    'MESSAGE'
```

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

- LEAa, b+ (any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)
1. b → temp (calculate the EA)
  2. b + 1 → b (modify b, postincrement)
  3. temp → a (load a)
- LEAa, – b
1. b – 1 → temp (calculate EA with predecrement)
  2. b – 1 → b (modify b, predecrement)
  3. temp → a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, –X does decrement X. LEAX 1, X should be used to increment X by one.

Table 3 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-bit A accumulator to Y
LEAY D, Y	Y + D → Y	Adds 16-bit D accumulator to Y
LEAU –10, U	U – 10 → U	Subtracts 10 from U
LEAS –10, S	S – 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	S + 5 → X	Transfers as well as adds

● **MUL**

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

**Long and Short Relative Branches**

The HD6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

● **SYNC**

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRQ are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRQ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

**Software Interrupts**

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6809E, and are prioritized in the following order: SWI, SWI2, SWI3.

**16-Bit Operation**

The HD6809E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ **CYCLE-BY-CYCLE OPERATION**

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this



technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart.  $\overline{VMA}$  is an indication of  $FFFF_{16}$  on the address bus,  $R/\overline{W}$  = "High" and  $BS$  = "Low". The following examples illustrate the use of the chart; see Figure 18.

**Example 1: LBSR (Branch Taken)**

Before Execution  $SP = F000$

\$8000                    LBSR                    CAT

\$A000    CAT

**CYCLE-BY-CYCLE FLOW**

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	FFFF	*	1	$\overline{VMA}$ Cycle
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	FFFF	*	1	$\overline{VMA}$ Cycle
8	EFFE	03	0	Stack Low Order Byte of Return Address
9	EFFE	80	0	Stack High Order Byte of Return Address

**Example 2: DEC (Extended)**

\$8000                    DEC                    \$A000  
\$A000                    FCB                    \$80

**CYCLE-BY-CYCLE FLOW**

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	A000	7F	0	Store the Decre- mented Data


\* The data bus has the data at that particular address.

**HD6809E INSTRUCTION SET TABLES**

The instructions of the HD6809E have been broken down into five different categories. They are as follows:

- 8-Bit operation (Table 4)
- 16-Bit operation (Table 5)
- Index register/stack pointer instructions (Table 6)
- Relative branches (long or short) (Table 7)
- Miscellaneous instructions (Table 8)

HD6809E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.




(NOTES) 1. If the associated mask bit is set when the interrupt is requested, LIC will go "Low" and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain "High" and interrupt processing will start with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).

2. If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.


3. Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 17 SYNC Timing



(NOTE)  
 1. Busy = "High" during access of first byte of double byte immediate load.  
 2. Write operation during store instruction. Busy = "High" during first two cycles of a double-byte access and the first cycle of read-modify-write access.  
 3. AVMA is asserted on the cycle before a VMA cycle.


Figure 18 Address Bus Cycle-by-Cycle Performance



(NOTES)

1. Stack (W) refers to the following sequence:  $SP \leftarrow SP - 1$ , then  $ADDR \leftarrow SP$  with  $R/\bar{W} = \text{"Low"}$ . Stack (R) refers to the following sequence:  $ADDR \leftarrow SP$  with  $R/\bar{W} = \text{"High"}$ , then  $SP \leftarrow SP + 1$ .
2. PSHU, PULU instructions use the user stack pointer (i.e.,  $SP = U$ ) and PSHS, PULS use the hardware stack pointer (i.e.,  $SP = S$ ).
3. Vector refers to the address of an interrupt or reset vector (see Table 1).
4. The number of stack accesses will vary according to the number of bytes saved. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)



- (NOTES)
1. Stack (W) refers to the following sequence:  $SP \leftarrow SP - 1$ , then  $ADDR \leftarrow SP$  with  $R/W = \text{"Low"}$ . Stack (R) refers to the following sequence:  $ADDR \leftarrow SP$  with  $R/W = \text{"High"}$ , then  $SP \leftarrow SP + 1$ . PSHU, PULL instructions use the user stack pointer (i.e.,  $SP = U$ ) and PSHS, PULS use the hardware stack pointer (i.e.,  $SP = S$ ).
  2. Vector refers to the address of an interrupt or reset vector (see Table 1).
  3. The number of stack accesses will vary according to the number of bytes saved.
  4. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)

Table 4 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply ( $A \times B \rightarrow D$ )
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)

Table 7 Branch Instructions



Mnemonic(s)	Operation
<b>SIMPLE BRANCHES</b>	
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBCC	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
<b>SIGNED BRANCHES</b>	
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
<b>UNSIGNED BRANCHES</b>	
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLS	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
<b>OTHER BRANCHES</b>	
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



Table 9 HD6809E Instruction Set Table

INSTRUCTION/ FORMS	HD6809E ADDRESSING MODES															DESCRIPTION	5	3	2	1	0				
	IMPLIED			DIRECT			EXTENDED			IMMEDIATE			INDEXED <sup>Ⓞ</sup>									RELATIVE			
	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#							OP	~	#	
ABX	3A	3	1																B + X → X (UNSIGNED)	•	•	•	•	•	
ADC	ADCA ADCB			99 D9	4 4	2 2	B9 F9	5 5	3 3	89 C9	2 2	2 2	A9 E9	4+ 4+	2+ 2+				B + M + C → B	↑	↑	↑	↑	↑	
ADD	ADDA ADDB ADDD			9B DB D3	4 4 6	2 2 2	BB FB F3	5 5 7	3 3 3	8B CB C3	2 2 4	2 2 3	AB EB E3	4+ 4+ 6+	2+ 2+ 2+				A + M → A B + M → B D + M: M + 1 → D	↑	↑	↑	↑	↑	
AND	ANDA ANDB ANDCC			94 D4	4 4	2 2	B4 F4	5 5	3 3	84 C4 1C	2 2 3	2 2 2	A4 E4	4+ 4+	2+ 2+				A ∧ M → A B ∧ M → B CC ∧ IMM → CC	•	↑	↑	0	•	
ASL	ASLA ASLB ASL	48 58	2 2	1 1																Ⓞ	↑	↑	↑	↑	↑
ASR	ASRA ASRB ASR	47 57	2 2	1 1	08	6	2	78	7	3				68	6+	2+				Ⓞ	↑	↑	↑	↑	↑
BCC	BCC LBCC															24 10 24	3 5(6)	2 4	Branch C = 0 Long Branch C = 0	•	•	•	•	•	
BCS	BCS LBCS															25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	•	•	•	•	•	
BEQ	BEQ LBEQ															27 10 27	3 5(6)	2 4	Branch Z = 1 Long Branch Z = 1	•	•	•	•	•	
BGE	BGE LBGE															2C 10 2C	3 5(6)	2 4	Branch N ⊕ V = 0 Long Branch N ⊕ V = 0	•	•	•	•	•	
BGT	BGT LBGT															2E 10 2E	3 5(6)	2 4	Branch Z ∨ (N ⊕ V) = 0 Long Branch Z ∨ (N ⊕ V) = 0	•	•	•	•	•	
BHI	BHI LBHI															22 10 22	3 5(6)	2 4	Branch CVZ = 0 Long Branch CVZ = 0	•	•	•	•	•	
BHS	BHS LBHS															24 10 24	3 5(6)	2 4	Branch C = 0 Long Branch C = 0	•	•	•	•	•	
BIT	BITA BITB				95 D5	4 4	2 2	B5 F5	5 5	3 3	85 C5	2 2	2 2	A5 E5	4+ 4+	2+ 2+			Bit Test A (M ∧ A) Bit Test B (M ∧ B)	•	↑	↑	0	•	
BLE	BLE LBLE															2F 10 2F	3 5(6)	2 4	Branch Z ∨ (N ⊕ V) = 1 Long Branch Z ∨ (N ⊕ V) = 1	•	•	•	•	•	
BLO	BLO LBLO															25 10 25	3 5(6)	2 4	Branch C = 1 Long Branch C = 1	•	•	•	•	•	
BLS	BLS LBLS															23 10 23	3 5(6)	2 4	Branch CVZ = 1 Long Branch CVZ = 1	•	•	•	•	•	
BLT	BLT LBLT															2D 10 2D	3 5(6)	2 4	Branch N ⊕ V = 1 Long Branch N ⊕ V = 1	•	•	•	•	•	
BMI	BMI LBMI															2B 10 2B	3 5(6)	2 4	Branch N = 1 Long Branch N = 1	•	•	•	•	•	
BNE	BNE LBNE															26 10 26	3 5(6)	2 4	Branch Z = 0 Long Branch Z = 0	•	•	•	•	•	
BPL	BPL LBPL															2A 10 2A	3 5(6)	2 4	Branch N = 0 Long Branch N = 0	•	•	•	•	•	
BRA	BRA LBRA															20 16	3 5	2 3	Branch Always Long Branch/ Always	•	•	•	•	•	
BRN	BRN LBRN															21 10 21	3 5	2 4	Branch Never Long Branch Never	•	•	•	•	•	

(to be continued)

INSTRUCTION/ FORMS		HD6809E ADDRESSING MODES															DESCRIPTION	5	3	2	1	0			
		IMPLIED			DIRECT			EXTENDED			IMMEDIATE			INDEXED <sup>Ⓞ</sup>									RELATIVE		
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#							OP	~ <sup>Ⓞ</sup>	#
BSR	BSR															8D	7	2	Branch to Subroutine	•	•	•	•	•	
	LBSR															17	9	3	Long Branch to Subroutine	•	•	•	•	•	
BVC	BVC															28	3	2	Branch V = 0	•	•	•	•	•	
	LBVC															10	5(6)	4	Long Branch V = 0	•	•	•	•	•	
BVS	BVS															29	3	2	Branch V = 1	•	•	•	•	•	
	LBVS															10	5(6)	4	Long Branch V = 1	•	•	•	•	•	
CLR	CLRA	4F	2	1															0 → A	•	0	1	0	0	
	CLRB	5F	2	1															0 → B	•	0	1	0	0	
	CLR				0F	6	2	7F	7	3				6F	6+	2+			0 → M	•	0	1	0	0	
CMP	CMPA				91	4	2	B1	5	3	81	2	2	A1	4+	2+			Compare M from A <sup>Ⓞ</sup>	•	↑	↑	↑	↑	
	CMPB				D1	4	2	F1	5	3	C1	2	2	E1	4+	2+			Compare M from B <sup>Ⓞ</sup>	•	↑	↑	↑	↑	
	CMPD				10	7	3	10	8	4	10	5	4	10	7+	3+			Compare M: M + 1 from D	•	↑	↑	↑	↑	
CMPS					93	7	3	B3	8	4	11	5	4	A3	7+	3+			Compare M: M + 1 from S	•	↑	↑	↑	↑	
	CMPU				11	7	3	11	8	4	11	5	4	11	7+	3+			Compare M: M + 1 from U	•	↑	↑	↑	↑	
CMPX					93	6	2	B3	7	3	83	4	3	A3	6+	2+			Compare M: M + 1 from X	•	↑	↑	↑	↑	
	CMPLY				9C	6	2	BC	7	3	8C	4	3	AC	6+	2+			Compare M: M + 1 from Y	•	↑	↑	↑	↑	
					10	7	3	10	8	4	10	5	4	10	7+	3+				•	↑	↑	↑	↑	
COM	COMA	43	2	1														$\bar{A} \rightarrow A$	•	↑	↑	0	1		
	COMB	53	2	1														$\bar{B} \rightarrow B$	•	↑	↑	0	1		
	COM				03	6	2	73	7	3				63	6+	2+			$\bar{M} \rightarrow M$	•	↑	↑	0	1	
CWAI											3C	≥20	2						CC $\wedge$ IMM → CC (except 1 → E) Wait for Interrupt	(—)	(7)	(—)	(—)	(—)	
DAA		19	2	1														Decimal Adjust A	•	↑	↑	Ⓞ	↑		
DEC	DECA	4A	2	1														A - 1 → A	•	↑	↑	↑	↑		
	DECB	5A	2	1														B - 1 → B	•	↑	↑	↑	↑		
	DEC				0A	6	2	7A	7	3				6A	6+	2+			M - 1 → M	•	↑	↑	↑	↑	
EOR	EORA				98	4	2	B8	5	3	88	2	2	A8	4+	2+			A $\oplus$ M → A	•	↑	↑	0	0	
	EORB				D8	4	2	F8	5	3	C8	2	2	E8	4+	2+			B $\oplus$ M → B	•	↑	↑	0	0	
EXG	R1, R2	1E	7	2														R1 ↔ R2 <sup>Ⓞ</sup>	(—)	(10)	(—)	(—)	(—)		
INC	INCA	4C	2	1														A + 1 → A	•	↑	↑	↑	↑		
	INCB	5C	2	1														B + 1 → B	•	↑	↑	↑	↑		
	INC				0C	6	2	7C	7	3				6C	6+	2+			M + 1 → M	•	↑	↑	↑	↑	
JMP					0E	3	2	7E	4	3				6E	3+	2+			EA <sup>Ⓞ</sup> → PC	•	•	•	•	•	
JSR					9D	7	2	BD	8	3				AD	7+	2+			Jump to Subroutine	•	•	•	•	•	
LD	LDA				96	4	2	B6	5	3	86	2	2	A6	4+	2+			M → A	•	↑	↑	0	0	
	LDB				D6	4	2	F6	5	3	C6	2	2	E6	4+	2+			M → B	•	↑	↑	0	0	
	LDD				DC	5	2	FC	6	3	CC	3	3	EC	5+	2+			M: M + 1 → D	•	↑	↑	0	0	
	LDS				10	6	3	10	7	4	10	4	4	10	6+	3+			M: M + 1 → S	•	↑	↑	0	0	
						DE	5	2	FE	6	3	CE	3	3	EE	5+	2+			M: M + 1 → U	•	↑	↑	0	0
						9E	5	2	BE	6	3	8E	3	3	AE	5+	2+			M: M + 1 → X	•	↑	↑	0	0
	LDY				10	6	3	10	7	4	10	4	4	10	6+	3+			M: M + 1 → Y	•	↑	↑	0	0	
LEA	LEAS													32	4+	2+			EA <sup>Ⓞ</sup> → S	•	•	•	•	•	
	LEAU													33	4+	2+			EA <sup>Ⓞ</sup> → U	•	•	•	•	•	
	LEAX													30	4+	2+			EA <sup>Ⓞ</sup> → X	•	•	•	•	•	
	LEAY													31	4+	2+			EA <sup>Ⓞ</sup> → Y	•	•	•	•	•	
LSL	LSLA	48	2	1														A	•	↑	↑	↑	↑		
	LSLB	58	2	1														B	•	↑	↑	↑	↑		
	LSL				08	6	2	78	7	3				68	6+	2+			M	•	↑	↑	↑	↑	
LSR	LSRA	44	2	1														A	•	0	↑	↑	↑		
	LSRB	54	2	1														B	•	0	↑	↑	↑		
	LSR				04	6	2	74	7	3				64	6+	2+			M	•	0	↑	↑	↑	
MUL		3D	11	1														A × B → D (Unsigned)	•	•	•	•	Ⓞ		
NEG	NEGA	40	2	1														$\bar{A} + 1 \rightarrow A$	Ⓞ	↑	↑	↑	↑		
	NEGB	50	2	1														$\bar{B} + 1 \rightarrow B$	Ⓞ	↑	↑	↑	↑		
	NEG				00	6	2	70	7	3				60	6+	2+			M + 1 → M	Ⓞ	↑	↑	↑	↑	
NOP		12	2	1														No Operation	•	•	•	•	•		

(to be continued)

INSTRUCTION/ FORMS	HD6809E ADDRESSING MODES															DESCRIPTION									
	IMPLIED			DIRECT			EXTENDED			IMMEDIATE			INDEXED <sup>①</sup>				RELATIVE			5	3	2	1	0	
	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~ <sup>③</sup>	#	H	N	Z	V	C	
OR	ORA			9A	4	2	BA	5	3	8A	2	2	AA	4+	2+				A ∨ M → A	•	†	†	0	•	
	ORB			DA	4	2	FA	5	3	CA	2	2	EA	4+	2+				B ∨ M → B	•	†	†	0	•	
	ORCC									1A	3	2							CC ∨ IMM → CC	(—)	(7)	(—)			
PSH	PSHS	34	5+ <sup>④</sup>	2															Push Registers on S Stack	•	•	•	•	•	
	PSHU	36	5+ <sup>④</sup>	2															Push Registers on U Stack	•	•	•	•	•	
PUL	PULS	35	5+ <sup>④</sup>	2															Pull Registers from S Stack	(—)	(10)	(—)			
	PULU	37	5+ <sup>④</sup>	2															Pull Registers from U Stack	(—)	(10)	(—)			
ROL	ROLA	49	2	1																•	†	†	†	†	
	ROL	59	2	1	09	6	2	79	7	3			69	6+	2+					M	•	†	†	†	†
ROR	RORA	46	2	1																•	†	†	†	†	
	ROR	56	2	1	06	6	2	76	7	3			66	6+	2+					M	•	†	†	†	†
RTI		38	6/15	1															Return From Interrupt	(—)	(7)	(—)			
RTS		39	5	1															Return From Subroutine	•	•	•	•	•	
SBC	SBCA				92	4	2	B2	5	3	82	2	2	A2	4+	2+			A - M - C → A	(8)	†	†	†	†	
	SBCB				D2	4	2	F2	5	3	C2	2	2	E2	4+	2+			B - M - C → B	(8)	†	†	†	†	
SEX		1D	2	1															Sign Extend B into A	•	†	†	•	•	
ST	STA				97	4	2	B7	5	3			A7	4+	2+				A → M	•	†	†	0	•	
	STB				D7	4	2	F7	5	3			E7	4+	2+				B → M	•	†	†	0	•	
	STD				DD	5	2	FD	6	3			ED	5+	2+				D → M: M+1	•	†	†	0	•	
	STS				10	6	3	10	7	4			10	6+	3+				S → M: M+1	•	†	†	0	•	
					DF								EF												
	STU				DF	5	2	FF	6	3			AF	5+	2+				U → M: M+1	•	†	†	0	•	
	STX				9F	5	2	BF	6	3			AF	5+	2+				X → M: M+1	•	†	†	0	•	
	STY				10	6	3	10	7	4			AF	10	6+	3+				Y → M: M+1	•	†	†	0	•
					9F								AF												
	SUB	SUBA				90	4	2	B0	5	3	80	2	2	A0	4+	2+			A - M → A	(8)	†	†	†	†
SUBB					D0	4	2	F0	5	3	C0	2	2	E0	4+	2+			B - M → B	(8)	†	†	†	†	
SUBD					93	6	2	B3	7	3	83	4	3	A3	6+	2+			D - M: M+1 → D	•	†	†	†	†	
SWI	SWI <sup>①</sup>	3F	19	1															Software Interrupt1	•	•	•	•	•	
	SWI <sup>②</sup>	10	20	2															Software Interrupt2	•	•	•	•	•	
		3F																							
	SWI <sup>③</sup>	11	20	2															Software Interrupt3	•	•	•	•	•	
		3F																							
SYNC		13	≥4	1															Synchronize to Interrupt	•	•	•	•	•	
TFR	R1, R2	1F	6	2															R1 → R2 <sup>②</sup>	(—)	(10)	(—)			
TST	TSTA	4D	2	1															Test A	•	†	†	0	•	
	TSTB	5D	2	1															Test B	•	†	†	0	•	
	TST				0D	6	2	7D	7	3			6D	6+	2+				Test M	•	†	†	0	•	

(NOTES)

- ① This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.
- ② R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers. The 8 bit registers are: A, B, CC, DP. The 16 bit registers are: X, Y, U, S, D, PC
- ③ EA is the effective address.
- ④ The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.
- ⑤ 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.
- ⑥ SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.
- ⑦ Conditions Codes set as a direct result of the instruction.
- ⑧ Value of half-carry flag is undefined.
- ⑨ Special Case - Carry set if b7 is SET.
- ⑩ Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

LEGEND:

- OP Operation Code (Hexadecimal)
- ~ Number of MPU Cycles
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- x Multiply
- M Complement of M
- Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry from bit 7
- † Test and set if true, cleared otherwise
- Not Affected
- CC Condition Code Register
- : Concatenation
- ∨ Logical or
- ∧ Logical and
- ⊕ Logical Exclusive or

Table 10 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	*	↑	6	2	31	LEAY	↑↓	4+	2+	61	*	↑	6+	2+
02	*				32	LEAS				4+	2+			
03	COM	↓	6	2	33	LEAU	↓	4+	2+	63	COM	↓	6+	2+
04	LSR				6	2				34	PSHS			
05	*	↓	6	2	35	PULS	↓	5+	2	65	*	↓	6+	2+
06	ROR				6	2				36	PSHU			
07	ASR	↓	6	2	37	PULU	↓	5+	2	67	ASR	↓	6+	2+
08	ASL, LSL				6	2				38	*			
09	ROL	↓	6	2	39	RTS	↓	5	1	69	ROL	↓	6+	2+
0A	DEC				6	2				3A	ABX			
0B	*	↓	6	2	3B	RTI	↓	Implied	6, 15	6B	*	↓	6+	2+
0C	INC				6	2				3C	CWAI			
0D	TST	↓	6	2	3D	MUL	↓	Implied	11	6D	TST	↓	6+	2+
0E	JMP				6	2				3E	*			
0F	CLR	Direct	6	2	3F	SWI	Implied	19	1	6F	CLR	Indexed	6+	2+
10	} See Next Page	—	—	—	40	NEGA	Implied	2	1	70	NEG	Extended	7	3
11		—	—	—	41	*	↑			71	*	↑		
12	NOP	Implied	2	1	42	*				2	1			
13	SYNC	Implied	≧4	1	43	COMA	2	1	73			COM	7	3
14	*				44	LSRA			2	1	74	LSR		
15	*	Relative	5	3	45	*	2	1	75	*	7	3		
16	LBRA				46	RORA			2	1			76	ROR
17	LBSR	Relative	9	3	47	ASRA	2	1	77	ASR	7	3		
18	*	Implied	2	1	48	ASLA, LSLA	2	1	78	ASL, LSL	7	3		
19	DAA				49	ROLA			2	1			79	ROL
1A	ORCC	Immed	3	2	4A	DECA	2	1	7A	DEC	7	3		
1B	*	—	3	2	4B	*	2	1	7B	*	7	3		
1C	ANDCC	Immed			4C	INCA			2	1			7C	INC
1D	SEX	Implied	2	1	4D	TSTA	2	1	7D	TST	7	3		
1E	EXG	↑	8	2	4E	*	2	1	7E	JMP	4	3		
1F	TFR	Implied	6	2	4F	CLRA			Implied	2	1	7F	CLR	Extended
20	BRA	Relative	3	2	50	NEGB	Implied	2	1	80	SUBA	Immed	2	2
21	BRN	↑	3	2	51	*	↑			81	CMPA	↑	2	2
22	BHI				3	2				52	*			
23	BLS	↓	3	2	53	COMB	2	1	83	SUBD	4	3		
24	BHS, BCC				3	2			54	LSRB			2	1
25	BLO, BCS	↓	3	2	55	*	2	1	85	BITA	2	2		
26	BNE				3	2			56	RORB			2	1
27	BEQ	↓	3	2	57	ASRB	2	1	87	*	2	2		
28	BVC				3	2			58	ASLB, LSLB			2	1
29	BVS	↓	3	2	59	ROLB	2	1	89	ADCA	2	2		
2A	BPL				3	2			5A	DECB			2	1
2B	BMI	↓	3	2	5B	*	2	1	8B	ADDA	2	2		
2C	BGE				3	2			5C	INCB			2	1
2D	BLT	↓	3	2	5D	TSTB	2	1	8D	BSR	Relative	7	2	
2E	BGT				3	2			5E	*	8E	LDX	Immed	3
2F	BLE	Relative	3	2	5F	CLRB	Implied	2	1	8F	*			

LEGEND:  
 ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)  
 # Number of program bytes  
 \* Denotes unused opcode

(to be continued)

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#		
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3		
91	CMPA	↑	4	2	C7	*	↓	2	2	FD	STD	↕	6	3		
92	SBCA		4	2	C8	EORB		2	2	FE	LDU		6	3		
93	SUBD		6	2	C9	ADCB		2	2	FF	STU	Extended	6	3		
94	ANDA		4	2	CA	ORB		2	2	2 Bytes Opcode						
95	BITA		4	2	CB	ADDB		2	2							
96	LDA		4	2	CC	LDD		3	3	1021	LBRN	Relative	5	4		
97	STA		4	2	CD	*		↑	3	3	1022	LBHI	↕	5(6)	4	
98	EORA		4	2	CE	LDU			↓	4	2	1023		LBLS	5(6)	4
99	ADCA		4	2	CF	*				4	2	1024		LBHS, LBCC	5(6)	4
9A	ORA		4	2	D0	SUBB				4	2	1025		LBCS, LBLO	5(6)	4
9B	ADDA	4	2	D1	CMPB	4	2			1026	LBNE	5(6)		4		
9C	CMPX	6	2	D2	SBCB	4	2			1027	LBEQ	5(6)		4		
9D	JSR	7	2	D3	ADDD	6	2			1028	LBVC	5(6)		4		
9E	LDX	5	2	D4	ANDB	4	2			1029	LBVS	5(6)		4		
9F	STX	Direct	5	2	D5	BITB	4			2	102A	LBPL		5(6)	4	
A0	SUBA	↑	4+	2+	D6	LDB	↓			4	2	102B		LBMI	5(6)	4
A1	CMPA		4+	2+	D7	STB		4		2	102C	LBGE	5(6)	4		
A2	SBCA		4+	2+	D8	EORB		4	2	102D	LBLT	5(6)	4			
A3	SUBD		6+	2+	D9	ADCB		4	2	102E	LBGT	5(6)	4			
A4	ANDA		4+	2+	DA	ORB		4	2	102F	LBLE	Relative	5(6)	4		
A5	BITA		4+	2+	DB	ADDB		4	2	103F	SWI2	Implied	20	2		
A6	LDA		4+	2+	DC	LDD		5	2	1083	CMPD	Immed	5	4		
A7	STA		4+	2+	DD	STD		5	2	108C	CMPY	↕	5	4		
A8	EORA		4+	2+	DE	LDU		5	2	108E	LDY		Immed	4	4	
A9	ADCA		4+	2+	DF	STU		Direct	5	2	1093	CMPD	Direct	7	3	
AA	ORA	4+	2+	E0	SUBB	↑	4+	2+	109C	CMPY	↕	7	3			
AB	ADDA	4+	2+	E1	CMPB		4+	2+	109E	LDY		6	3			
AC	CMPX	6+	2+	E2	SBCB		4+	2+	109F	STY		Direct	6	3		
AD	JSR	7+	2+	E3	ADDD		6+	2+	10A3	CMPD		Immed	7+	3+		
AE	LDX	5+	2+	E4	ANDB		4+	2+	10AC	CMPY		Immed	7+	3+		
AF	STX	Indexed	5+	2+	E5		BITB	4+	2+	10AE		LDY	Immed	6+	3+	
B0	SUBA	↑	5	3	E6		LDB	↓	4+	2+		10AF	STY	Immed	6+	3+
B1	CMPA		5	3	E7		STB		4+	2+		10B3	CMPD	Extended	8	4
B2	SBCA		5	3	E8		EORB		4+	2+		10BC	CMPY	Immed	8	4
B3	SUBD		7	3	E9		ADCB		4+	2+		10BE	LDY	Immed	7	4
B4	ANDA		5	3	EA	ORB	4+		2+	10BF	STY	Extended	7	4		
B5	BITA		5	3	EB	ADDB	4+		2+	10CE	LDS	Immed	4	4		
B6	LDA		5	3	EC	LDD	5+		2+	10DE	LDS	Direct	6	3		
B7	STA		5	3	ED	STD	5+		2+	10DF	STS	Direct	6	3		
B8	EORA		5	3	EE	LDU	5+		2+	10EE	LDS	Immed	6+	3+		
B9	ADCA		5	3	EF	STU	Indexed		5+	2+	10EF	STS	Immed	6+	3+	
BA	ORA	5	3	F0	SUBB	↑	5	3	10FE	LDS	Extended	7	4			
BB	ADDA	5	3	F1	CMPB		5	3	10FF	STS	Extended	7	4			
BC	CMPX	7	3	F2	SBCB		5	3	113F	SWI3	Implied	20	2			
BD	JSR	8	3	F3	ADDD		7	3	1183	CMPU	Immed	5	4			
BE	LDX	6	3	F4	ANDB		5	3	118C	CMPS	Immed	5	4			
BF	STX	Extended	6	3	F5		BITB	5	3	1193	CMPU	Direct	7	3		
C0	SUBB	↑	2	2	F6		LDB	↓	5	3	119C	CMPS	Direct	7	3	
C1	CMPB		2	2	F7		STB		5	3	11A3	CMPU	Immed	7+	3+	
C2	SBCB		2	2	F8		EORB		5	3	11AC	CMPS	Immed	7+	3+	
C3	ADDD		4	3	F9		ADCB		5	3	11B3	CMPU	Extended	8	4	
C4	ANDB		2	2	FA	ORB	5		3	11BC	CMPS	Extended	8	4		
C5	BITB		Immed	2	2	FB	ADDB		Extended	5	3					

(NOTE): All unused opcodes are both undefined and illegal

### ■ NOTE FOR USE

#### Execution Sequence of CLR Instruction

Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

Example: CLR (Extended)

\$8000 CLR \$A000  
\$A000 FCB \$80

Cycle #	Address	Data	R/ $\bar{W}$	Description
1	8000	7F	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	$\bar{VMA}$ Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	$\bar{VMA}$ Cycle
7	A000	00	0	Store Fixed "00" into Specified Location

\* The data bus has the data at that particular address.

**CMOS 8-BIT  
MICROPROCESSOR**





# HD6303R, HD63A03R, HD63B03R

## CMOS MPU (Micro Processing Unit)

The HD6303R is an 8-bit CMOS micro processing unit which has the completely compatible instruction set with the HD6301V1. 128 bytes RAM, Serial Communication Interface (SCI), parallel I/O ports and multi function timer are incorporated in the HD6303R. It is bus compatible with HMCS6800 and can be expanded up to 65k bytes. Like the HMCS6800 family, I/O level is TTL compatible with +5.0V single power supply. As the HD6303R is CMOS MPU, power dissipation is extremely low. And also HD6303R has Sleep Mode and Stand-by Mode as lower power dissipation mode. Therefore, flexible low power consumption application is possible.


### ■ FEATURES

- Object Code Upward Compatible with the HD6800, HD6801, HD6802
- Multiplexed Bus ( $D_0/A_0 \sim D_7/A_7, A_8 \sim A_{15}$ ), Non Multiplexed Bus ( $D_0 \sim D_7, A_0 \sim A_{15}$ )
- Abundant On-Chip Functions Compatible with the HD6301V1; 128 Bytes RAM, 13 Parallel I/O Lines, 16-bit Timer, Serial Communication Interface (SCI)
- Low Power Consumption Mode; Sleep Mode, Stand-By Mode
- Minimum Instruction Execution Time  
 $1\mu s$  ( $f=1\text{MHz}$ ),  $0.67\mu s$  ( $f=1.5\text{MHz}$ ),  $0.5\mu s$  ( $f=2.0\text{MHz}$ )
- Bit Manipulation, Bit Test Instruction
- Error Detecting Function; Address Trap, Op Code Trap
- Up to 65k Bytes Address Space
- Wide Operation Range  
 $V_{CC} = 3$  to  $6V$  ( $f = 0.1 \sim 0.5 \text{ MHz}$ )  
 $f = 0.1$  to  $2.0 \text{ MHz}$  ( $V_{CC} = 5V \pm 10\%$ )

### ■ TYPE OF PRODUCTS


Type No.	Bus Timing
HD6303R	1.0 MHz
HD63A03R	1.5 MHz
HD63B03R	2.0 MHz

HD6303RP, HD63A03RP,  
HD63B03RP



(DP-40)

HD6303RF, HD63A03RF,  
HD63B03RF




(FP-54)

HD6303RCG, HD63A03RCG,  
HD63B03RCG



(CG-40)


HD6303RCP, HD63A03RCP,  
HD63B03RCP




(CP-52)

■ PIN ARRANGEMENT (Top View)


● HD6303RP, HD63A03RP, HD63B03RP




● HD6303RF, HD63A03RF, HD63B03RF




● HD6303RCG, HD63A03RCG, HD63B03RCG



● HD6303RCP, HD63A03RCP, HD63B03RCP



■ BLOCK DIAGRAM



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}$	-0.3 ~ $V_{CC}+0.3$	V
Operating Temperature	$T_{opr}$	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}, V_{out} : V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

### ■ ELECTRICAL CHARACTERISTICS

- DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit
Input "High" Voltage	$V_{IH}$		$V_{CC}-0.5$	—	$V_{CC}+0.3$	V
			$V_{CC} \times 0.7$	—		
			2.0	—		
Input "Low" Voltage	$V_{IL}$		-0.3	—	0.8	V
Input Leakage Current	$I_{in}$	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	—	—	1.0	$\mu A$
Three State (off-state) Leakage Current	$ I_{TSL} $	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	—	—	1.0	$\mu A$
Output "High" Voltage	$V_{OH}$	All Outputs	$I_{OH} = -200\mu A$	2.4	—	V
			$I_{OH} = -10\mu A$	$V_{CC}-0.7$	—	V
Output "Low" Voltage	$V_{OL}$	All Outputs	$I_{OL} = 1.6mA$	—	0.55	V
Input Capacitance	$C_{in}$	All Inputs	$V_{in}=0V, f=1.0MHz, T_a=25^\circ C$	—	12.5	pF
Standby Current	$I_{CC}$	Non Operation		—	2.0	15.0 $\mu A$
Current Dissipation*	$I_{CC}$		Operating (f=1MHz**)	—	6.0	10.0 mA
			Sleeping (f=1MHz**)	—	1.0	2.0
RAM Stand-By Voltage	$V_{RAM}$		2.0	—	—	V

\*  $V_{IH} \text{ min} = V_{CC} - 1.0V, V_{IL} \text{ max} = 0.8V$

\*\* Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at  $f = x$  MHz operation are decided according to the following formula;

$$\begin{aligned} \text{typ. value (f = x MHz)} &= \text{typ. value (f = 1MHz)} \times x \\ \text{max. value (f = x MHz)} &= \text{max. value (f = 1MHz)} \times x \\ &\text{(both the sleeping and operating)} \end{aligned}$$

● AC CHARACTERISTICS (V<sub>CC</sub> = 5.0V±10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0~+70°C, unless otherwise noted.)

**BUS TIMING**

Item	Symbol	Test Condition	HD6303R			HD63A03R			HD63B03R			Unit
			min	typ	max	min	typ	max	min	typ	max	
Cycle Time	t <sub>CYC</sub>	Fig. 1 Fig. 2	1	—	10	0.666	—	10	0.5	—	10	μs
Address Strobe Pulse Width * "High"	PW <sub>ASH</sub>		220	—	—	150	—	—	110	—	—	ns
Address Strobe Rise Time	t <sub>ASr</sub>		—	—	20	—	—	20	—	—	20	ns
Address Strobe Fall Time	t <sub>ASf</sub>		—	—	20	—	—	20	—	—	20	ns
Address Strobe Delay Time *	t <sub>ASD</sub>		60	—	—	40	—	—	20	—	—	ns
Enable Rise Time	t <sub>Er</sub>		—	—	20	—	—	20	—	—	20	ns
Enable Fall Time	t <sub>Ef</sub>		—	—	20	—	—	20	—	—	20	ns
Enable Pulse Width "High" Level*	PW <sub>EH</sub>		450	—	—	300	—	—	220	—	—	ns
Enable Pulse Width "Low" Level*	PW <sub>EL</sub>		450	—	—	300	—	—	220	—	—	ns
Address Strobe to Enable Delay* Time	t <sub>ASED</sub>		60	—	—	40	—	—	20	—	—	ns
Address Delay Time	t <sub>AD1</sub>		—	—	250	—	—	190	—	—	160	ns
	t <sub>AD2</sub>		—	—	250	—	—	190	—	—	160	ns
Address Delay Time for Latch*	t <sub>ADL</sub>		—	—	250	—	—	190	—	—	160	ns
Data Set-up Time	Write t <sub>DSW</sub>		230	—	—	150	—	—	100	—	—	ns
	Read t <sub>DSR</sub>		80	—	—	60	—	—	50	—	—	ns
Data Hold Time	Read t <sub>HR</sub>		0	—	—	0	—	—	0	—	—	ns
	Write t <sub>HW</sub>		20	—	—	20	—	—	20	—	—	ns
Address Set-up Time for Latch *	t <sub>ASL</sub>		60	—	—	40	—	—	20	—	—	ns
Address Hold Time for Latch	t <sub>AHL</sub>		30	—	—	20	—	—	20	—	—	ns
Address Hold Time	t <sub>AH</sub>	20	—	—	20	—	—	20	—	—	ns	
A <sub>0</sub> ~ A <sub>7</sub> Set-up Time Before E*	t <sub>ASM</sub>	200	—	—	110	—	—	60	—	—	ns	
Peripheral Read Access Time	Non-Multiplexed Bus * (t <sub>ACCN</sub> )	—	—	650	—	—	395	—	—	270	ns	
	Multiplexed Bus* (t <sub>ACCM</sub> )	—	—	650	—	—	395	—	—	270	ns	
Oscillator stabilization Time	t <sub>RC</sub>	Fig. 8	20	—	—	20	—	—	20	—	ms	
Processor Control Set-up Time	t <sub>PCS</sub>	Fig. 9	200	—	—	200	—	—	200	—	ns	

\*These timings change in approximate proportion to t<sub>CYC</sub>. The figures in this characteristics represent those when t<sub>CYC</sub> is minimum (= in the highest speed operation).

**PERIPHERAL PORT TIMING**

Item	Symbol	Test Condition	HD6303R			HD63A03R			HD63B03R			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Peripheral Data Set-up Time	Port 1, 2	t <sub>PDSU</sub>	Fig. 3	200	—	—	200	—	—	200	—	—	ns
Peripheral Data Hold Time	Port 1, 2	t <sub>PDH</sub>	Fig. 3	200	—	—	200	—	—	200	—	—	ns
Delay Time, Enable Negative Transition to Peripheral Data Valid	Port 1, 2*	t <sub>PWD</sub>	Fig. 4	—	—	300	—	—	300	—	—	300	ns

\* Except P<sub>21</sub>

**TIMER, SCI TIMING**

Item	Symbol	Test Condition	HD6303R			HD63A03R			HD63B03R			Unit
			min	typ	max	min	typ	max	min	typ	max	
Timer Input Pulse Width	$t_{PWT}$		2.0	—	—	2.0	—	—	2.0	—	—	$t_{cyc}$
Delay Time, Enable Positive Transition to Timer Out	$t_{TOD}$	Fig. 5	—	—	400	—	—	400	—	—	400	ns
SCI Input Clock Cycle	$t_{SCYC}$		2.0	—	—	2.0	—	—	2.0	—	—	$t_{cyc}$
SCI Input Clock Pulse Width	$t_{PWCK}$		0.4	—	0.6	0.4	—	0.6	0.4	—	0.6	$t_{SCYC}$

**MODE PROGRAMMING**

Item	Symbol	Test Condition	HD6303R			HD63A03R			HD63B03R			Unit
			min	typ	max	min	typ	max	min	typ	max	
RES "Low" Pulse Width	$PW_{RSTL}$		3	—	—	3	—	—	3	—	—	$t_{cyc}$
Mode Programming Set-up Time	$t_{MPS}$	Fig. 6	2	—	—	2	—	—	2	—	—	$t_{cyc}$
Mode Programming Hold Time	$t_{MPH}$		150	—	—	150	—	—	150	—	—	ns




Figure 1 Multiplexed Bus Timing




Figure 2 Non-Multiplexed Bus Timing





Figure 3 Port Data Set-up and Hold Times (MPU Read)



Note) Port 2: Except P<sub>21</sub>  
Figure 4 Port Data Delay Times (MPU Write)




Figure 5 Timer Output Timing




Figure 6 Mode Programming Timing




Figure 7 Bus Timing Test Loads (TTL Load)




Figure 8 Interrupt Sequence




Figure 9 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

● V<sub>CC</sub>, V<sub>SS</sub>

These two pins are used for power supply and GND. Recommended power supply voltage is 5V ± 10%. 3 to 6V can be used for low speed operation (100 ~ 500 kHz).

● XTAL, EXTAL

These two pins are connected with parallel resonant funda-

mental crystal, AT cut. For instance, in order to obtain the system clock 1MHz, a 4MHz resonant fundamental crystal is used because the divide-by-4 circuitry is included. An example of the crystal interface is shown in Fig. 10. EXTAL accepts an external clock input of duty 45% to 55% to drive. For external clock, XTAL pin should be open. The crystal and capacitors should be mounted as close as possible to the pins.




Figure 10 Crystal Interface

• Standby ( $\overline{STBY}$ )

This pin is used to place the MPU in the standby mode. If this goes to “Low” level, the oscillation stops, the internal clock is tied to  $V_{SS}$  or  $V_{CC}$  and the MPU is reset. In order to retain information in RAM during standby, write “0” into RAM enable bit (RAME). RAME is bit 6 of the RAM Control Register at address \$0014. This disables the RAM, so the contents of RAM is guaranteed. For details of the standby mode, see the Standby section.

• Reset ( $\overline{RES}$ )

This input is used to reset the MPU.  $\overline{RES}$  must be held “Low” for at least 20ms when the power starts up. It should be noted that, before clock generator stabilize, the internal state and I/O ports are uncertain, because MPU can not be reset without clock. To reset the MPU during system operation, it must be held “Low” for at least 3 system clock cycles. From the third cycle, all address buses become “high-impedance” and it continues while  $\overline{RES}$  is “Low”. If  $\overline{RES}$  goes to “High”, CPU does the following.

- (1) I/O Port 2 bits 2,1,0 are latched into bits PC2, PC1, PC0 of program control register.
- (2) The contents of the two Start Addresses, \$FFFE, \$FFFF are brought to the program counter, from which program starts (see Table 1).
- (3) The interrupt mask bit is set. In order to have the CPU recognize the maskable interrupts  $\overline{IRQ_1}$  and  $\overline{IRQ_2}$ , clear it before those are used.

• Enable (E)

This output pin supplies system clock. Output is a single-phase, TTL compatible and 1/4 the crystal oscillation frequency. It will drive two LS TTL load and 40pF capacitance.

• Non Maskable Interrupt ( $\overline{NMI}$ )

When the falling edge of the input signal of this pin is recognized, NMI sequence starts. The current instruction is continued to complete, even if NMI signal is detected. Interrupt mask bit in Condition Code Register has no effect on NMI detection. In response to NMI interrupt, the information of Program Counter, Index Register, Accumulators, and Condition Code Register are stored on the stack. On completion of this sequence, vectoring address \$FFFC and \$FFFD are generated to load the contents to the program counter. Then the CPU branch to a non maskable interrupt service routine.

• Interrupt Request ( $\overline{IRQ_1}$ )

This level sensitive input requests a maskable interrupt sequence. When  $\overline{IRQ_1}$  goes to “Low”, the CPU waits until it completes the current instruction that is being executed. Then, if the interrupt mask bit in Condition Code Register is not set, CPU begins interrupt sequence; otherwise, interrupt request is neglected.

Once the sequence has started, the information of Program Counter, Index Register, Accumulator, Condition Code Register are stored on the stack. Then the CPU sets the interrupt mask bit so that no further maskable interrupts may be responded.

Table 1 Interrupt Vectoring memory map

Highest Priority	Vector		Interrupt
	MSB	LSB	
	FFFE	FFFF	RES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	Software Interrupt (SWI)
	FFB8	FFB9	$\overline{IRQ_1}$ (or IS3)
	FFB6	FFB7	ICF (Timer Input Capture)
	FFF4	FFF5	OCF (Timer Output Compare)
	FFF2	FFF3	TOF (Timer Overflow)
Lowest Priority	FFF0	FFF1	SCI (IRDF + ORFE + TDRE)

At the end of the cycle, the CPU generates 16 bit vectoring addresses indicating memory addresses \$FFF8 and \$FFF9, and loads the contents to the Program Counter, then branch to an interrupt service routine.

The Internal Interrupt will generate signal ( $\overline{IRQ_2}$ ) which is quite the same as  $\overline{IRQ_1}$  except that it will use the vector address \$FFF0 to \$FFF7.

When  $\overline{IRQ_1}$  and  $\overline{IRQ_2}$  are generated at the same time, the former precedes the latter. Interrupt Mask Bit in the condition code register, if being set, will keep the both interrupts off.

On occurrence of Address error or Op-code error, TRAP interrupt is invoked. This interrupt has priority next to  $\overline{RES}$ . Regardless of the interrupt Mask Bit condition, the CPU will start an interrupt sequence. The vector for this interrupt will be \$FFEE, \$FFEF.

• Read/Write (R/ $\overline{W}$ )

This TTL compatible output signals peripheral and memory devices whether CPU is in Read (“High”), or in Write (“Low”). The normal stand-by state is Read (“High”). Its output will drive one TTL load and 90pF capacitance.

• Address Strobe (AS)

In the multiplexed mode, address strobe signal appears at this pin. It is used to latch the lower 8 bits addresses multiplexed with data at  $D_0/A_0 \sim D_7/A_7$ . The 8-bit latch is controlled by address strobe as shown in Figure 15. Thereby,  $D_0/A_0 \sim D_7/A_7$  can become data bus during E pulse. The timing chart of this signal is shown in Figure 1.

Address Strobe (AS) is sent out even if the internal address is accessed.

■ PORTS

There are two I/O ports on HD6303R MPU (one 8-bit ports and one 5-bit port). Each port has an independent write-only data direction register to program individual I/O pins for input or output.\*

When the bit of associated Data Direction Register is “1”, I/O pin is programmed for output, if “0”, then programmed for



an input.

There are two ports: Port 1, Port 2. Addresses of each port and associated Data Direction Register are shown in Table 2.

- \* Only one exception is bit 1 of Port 2 which becomes either a data input or a timer output. It cannot be used as an output port.

Table 2 Port and Data Direction Register Addresses

Ports	Port Address	Data Direction Register Address
I/O Port 1	\$0002	\$0000
I/O Port 2	\$0003	\$0001

#### ● I/O Port 1

This is an 8-bit port, each bit being defined individually as input or outputs by associated Data Direction Register. The 8-bit output buffers have three-state capability, maintaining in high impedance state when they are used for input. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0".

These are TTL compatible. After the MPU has been reset, all I/O lines are configured as inputs in Multiplexed mode. In Non Multiplexed mode, Port 1 will be output line for lower order address lines ( $A_0 \sim A_7$ ), which can drive one TTL load and 30 pF capacitance.

#### ● I/O Port 2

This port has five lines, whose I/O direction depends on its data direction register. The 5-bit output buffers have three-state capability, going high impedance state when used as inputs. In order to be read accurately, the voltage on the input lines must be more than 2.0V for logic "1" and less than 0.8V for logic "0". After the MPU has been reset, I/O lines are configured as inputs. These pins on Port 2 ( $P_{20} \sim P_{22}$  of the chip) are used to program the mode of operation during reset. The values of these three pins during reset are latched into the upper 3 bits (bit 7, 6 and 5) of Port 2 Data Register which is explained in the MODE SELECTION section.

In all modes, Port 2 can be configured as I/O lines. This port also provides access to the Serial I/O and the Timer. However, note that bit 1 ( $P_{21}$ ) is the only pin restricted to data input or Timer output.

#### ■ BUS

- $D_0/A_0 \sim D_7/A_7$

This TTL compatible three-state buffer can drive one TTL load and 90 pF capacitance.

#### Non Multiplexed Mode

In this mode, these pins become only data bus ( $D_0 \sim D_7$ ).

#### Multiplexed Mode

These pins becomes both the data bus ( $D_0 \sim D_7$ ) and lower bits of the address bus ( $A_0 \sim A_7$ ). An address strobe output is "High" when the address is on the pins.

- $A_8 \sim A_{15}$

Each line is TTL compatible and can drive one TTL load and 90 pF capacitance. After reset, these pins become output for upper order address lines ( $A_8 \sim A_{15}$ ).

#### ■ MODE SELECTION

The operation mode after the reset must be determined by the user wiring the  $P_{20}$ ,  $P_{21}$ , and  $P_{22}$  externally. These three pins are lower order bits; I/O 0, I/O 1, I/O 2 of Port 2. They are latched into the control bits PC0, PC1, PC2 of I/O Port 2 register when  $\overline{RES}$  goes "High". I/O Port 2 Register is shown below.

Port 2 DATA REGISTER

	7	6	5	4	3	2	1	0
\$0003	PC2	PC1	PC0	I/O 4	I/O 3	I/O 2	I/O 1	I/O 0

An example of external hardware used for Mode Selection is shown in Figure 11. The HD14053B is used to separate the peripheral device from the MPU during reset. It is necessary if the data may conflict between peripheral device and Mode generation circuit.

No mode can be changed through software because the bits 5, 6, and 7 of Port 2 Data Register are read-only. The mode selection of the HD6303R is shown in Table 3.

The HD6303R operates in two basic modes: (1) Multiplexed Mode, (2) Non Multiplexed Mode.

#### ● Multiplexed Mode

The data bus and the lower order address bus are multiplexed in the  $D_0/A_0 \sim D_7/A_7$  and can be separated by the Address Strobe.

Port 2 is configured for 5 parallel I/O or Serial I/O, or Timer, or any combination thereof. Port 1 is configured for 8 parallel I/O.


#### ● Non Multiplexed Mode

In this mode, the HD6303R can directly address HMCS6800 peripherals with no address latch.  $D_0/A_0 \sim D_7/A_7$  become a data bus and Port 1 becomes  $A_0 \sim A_7$  address bus.

In this mode, the HD6303R is expandable up to 65k bytes with no address latch.


#### ● Lower Order Address Bus Latch

Because the data bus is multiplexed with the lower order address bus in  $D_0/A_0 \sim D_7/A_7$  in the multiplexed mode, address bits must be latched. It requires the 74LS373 Transparent octal D-type to latch the LSB. Latch connection of the HD6303R is shown in Figure 15.



Note 1) Figure of Multiplexed Mode  
 2)  $RC \approx$  Reset Constant  
 3)  $R_1 = 10k\Omega$

Figure 11 Recommended Circuit for Mode Selection



Truth Table

Control Input	Select			On Switch		
	Inhibit	C	B	A	HD14053B	
0	0	0	0	0	$Z_0, Y_0, X_0$	
0	0	0	1	1	$Z_0, Y_0, X_1$	
0	0	1	0	0	$Z_0, Y_1, X_0$	
0	0	1	1	1	$Z_0, Y_1, X_1$	
0	1	0	0	0	$Z_1, Y_0, X_0$	
0	1	0	1	1	$Z_1, Y_0, X_1$	
0	1	1	0	0	$Z_1, Y_1, X_0$	
0	1	1	1	1	$Z_1, Y_1, X_1$	
1	X	X	X	X	X	

Figure 12 HD14053B Multiplexers/De-Multiplexers




Figure 13 HD6303R MPU Multiplexed Mode




Figure 14 HD6303R MPU Non Multiplexed Mode




Figure 15 Latch Connection

Table 3 Mode Selection

Operating Mode	P <sub>20</sub>	P <sub>21</sub>	P <sub>22</sub>
Multiplexed Mode	L	H	L
	L	L	H
Non Multiplexed Mode	H	L	L

L: logic "0"  
H: logic "1"

■ MEMORY MAP

The MPU can provide up to 65k byte address space. Figure 16 shows a memory map for each operating mode. The first 32 locations of each map are for the CPU's internal register only, as shown in Table 4.

Table 4 Internal Register Area

Register	Address
Port 1 Data Direction Register**	00*
Port 2 Data Direction Register**	01
Port 1 Data Register	02*
Port 2 Data Register	03
Timer Control and Status Register	08
Counter (High Byte)	09
Counter (Low Byte)	0A
Output Compare Register (High Byte)	0B
Output Compare Register (Low Byte)	0C
Input Capture Register (High Byte)	0D
Input Capture Register (Low Byte)	0E
Rate and Mode Control Register	10
Transmit/Receive Control and Status Register	11
Receive Data Register	12
Transmit Data Register	13
RAM Control Register	14
Reserved	15-1F

\* External address in Non Multiplexed Mode  
\*\* 1 = Output, 0 = Input




Figure 16 HD6303R Memory Maps

■ PROGRAMMABLE TIMER

The HD6303R contains 16-bit programmable timer which may measure input waveform. In addition to that it can generate an output waveform by itself. For both input and output waveform, the pulse width may vary from a few microseconds to several seconds.

The timer hardware consists of

- an 8-bit control and status register
- a 16-bit free running counter
- a 16-bit output compare register
- a 16-bit input capture register

A block diagram of the timer is shown in Figure 17.




Figure 17 Programmable Timer Block Diagram

● Free Running Counter (\$0009: \$000A)

The key element in the programmable timer is a 16-bit free running counter, that is driven by an E (Enable) clock to increment its values. The counter value will be read out by the CPU software at any time with no effects on the counter. Reset will clear the counter.

When the MSB of this counter is read, the LSB is stored in temporary latch. The data is fetched from this latch by the subsequent read of LSB. Thus consistent double byte data can be read from the counter.

When the CPU writes arbitrary data to the MSB (\$09), the value of \$FFF8 is being pre-set to the counter (\$09, \$0A) regardless of the write data value. Then the CPU writes arbitrary data to the LSB (\$0A), the data is set to the "Low" byte of the counter, at the same time, the data preceedingly written in the MSB (\$09) is set to "High" byte of the counter.

When the data is written to this counter, a double byte store instruction (ex. STD) must be used. If only the MSB of counter is written, the counter is set to \$FFF8.

The counter value written to the counter using the double byte store instruction is shown in Figure 18.

To write to the counter can disturb serial operations, so it should be inhibited during using the SCI. If external clock mode is used for SCI, this will not disturb serial operations.




Figure 18 Counter Write Timing

● Output Compare Register (\$000B:\$000C)

This is a 16-bit read/write register which is used to control an output waveform. The contents of this register are constantly being compared with current value of the free running counter.

When the contents match with the value of the free running counter, a flag (OCF) in the timer control/status register (TCSR) is set and the current value of an output level Bit (OLVL) in the TCSR is transferred to Port 2 bit 1. When bit 1 of the Port 2 data direction register is "1" (output), the OLVL value will appear on the bit 1 of Port 2. Then, the value of Output Compare Register and Output level bit may be changed for the next compare.

The output compare register is set to \$FFFF during reset.

The compare function is inhibited at the cycle of writing to the high byte of the output compare register and at the cycle just after that to ensure valid compare. It is also inhibited in same manner at writing to the free running counter.

In order to write a data to Output Compare Register, a double byte store instruction (ex.STD) must be used.

● Input Capture Register (\$000D: \$000E)

The input capture register is a 16-bit read-only register used to hold the current value of free running counter captured when the proper transition of an external input signal occurs.

The input transition change required to trigger the counter transfer is controlled by the input edge bit (IEDG).

To allow the external input signal to go in the edge detect unit, the bit of the Data Direction Register corresponding to bit 0 of Port 2 must have been cleared (to zero).


To insure input capture in all cases, the width of an input pulse requires at least 2 Enable cycles.

● Timer Control/Status Register (TCSR) (\$0008)

This is an 8-bit register. All 8-bits are readable and the lower 5 bits may be written. The upper 3 bits are read-only, indicating the timer status information as is shown below.

- (1) A proper transition has been detected on the input pin (ICF).
- (2) A match has been found between the value in the free running counter and the output compare register (OCF).
- (3) When counting up to \$0000 (TOF).

Each flag has an individual enable bit in TCSR which determines whether or not an interrupt request may occur (IRQ<sub>2</sub>). If the I-bit in Condition Code Register has been cleared, a prior vectored address occurs corresponding to each flag. A description of each bit is as follows.



Bit 0 OLVL (Output Level); When a match is found in the value between the counter and the output com-

pare register, this bit is transferred to the Port 2 bit 1. If the DDR corresponding to Port 2 bit 1 is set "1", the value will appear on the output pin of Port 2 bit 1.

**Bit 1 IEDG (Input Edge):** This bit control which transition of an input of Port 2 bit 0 will trigger the data transfer from the counter to the input capture register. The DDR corresponding to Port 2 bit 0 must be clear in advance of using this function.

When IEDG = 0, trigger takes place on a negative edge ("High"-to-"Low" transition). When IEDG = 1, trigger takes place on a positive edge ("Low"-to-"High" transition).

**Bit 2 ETOI (Enable Timer Overflow Interrupt);** When set, this bit enables TOF interrupt to generate the interrupt request (IRQ<sub>2</sub>). When cleared, the interrupt is inhibited.

**Bit 3 EOCI (Enable Output Compare Interrupt);** When set, this bit enables OCF interrupt to generate the interrupt request (IRQ<sub>2</sub>). When cleared, the interrupt is inhibited.

**Bit 4 EICI (Enable Input Capture Interrupt);** When set, this bit enables ICF interrupt to generate the interrupt request (IRQ<sub>2</sub>). When cleared, the interrupt is inhibited.

**Bit 5 TOF (Timer Over Flow Flag);** This read-only bit is set at the transition of \$FFFF to \$0000 of the counter. It is cleared by CPU read of TCSR (with TOF set) followed by a CPU read of the counter (\$0009).

**Bit 6 OCF (Output Compare Flag);** This read-only bit is set when a match is found in the value between the output compare register and the counter. It is cleared by a read of TCSR (with OCF set) followed by a CPU write to the output compare register (\$000B or \$000C).

**Bit 7 ICF (Input Capture Flag);** The read-only bit is set by a proper transition on the input, and is cleared by a read of TCSR (with ICF set) followed by a CPU read of Input Capture Register (\$000D).

Reset will clear each bit of Timer Control and Status Register.

■ SERIAL COMMUNICATION INTERFACE

The HD6303R contains a full-duplex asynchronous Serial Communication Interface (SCI). SCI may select the several kinds of the data rate. It consists of a transmitter and a receiver which operate independently but with the same data format and the same data rate. Both of transmitter and receiver communicate with the CPU via the data bus and with the outside world through Port 2 bit 2, 3 and 4. Description of hardware, software and register is as follows.

• Wake-Up Feature

In typical multiprocessor applications the software protocol will usually have the designated address at the initial byte of the message. The purpose of Wake-Up feature is to have the non-selected MPU neglect the remainder of the message. Thus the non-selected MPU can inhibit the all further interrupt process until the next message begins.

Wake-Up feature is re-enabled by a ten consecutive "1"s which indicates an idle transmit line. Therefore software protocol must put an idle period between the messages and must prevent it within the message.

With this hardware feature, the non-selected MPU is re-enabled (or "waked-up") by the next message.

• Programmable Options

The HD6303R has the following programmable features.

- data format; standard mark/space (NRZ)
- clock source; external or internal
- baud rate; one of 4 rates per given E clock frequency or 1/8 of external clock
- wake-up feature; enabled or disabled
- interrupt requests; enabled or masked individually for transmitter and receiver
- clock output; internal clock enabled or disabled to Port 2 bit 2
- Port 2 (bits 3, 4); dedicated or not dedicated to serial I/O individually

• Serial Communication Hardware

The serial communications hardware is controlled by 4 registers as shown in Figure 19. The registers include:


- an 8-bit control/status register
- a 4-bit rate/mode control register (write-only)
- an 8-bit read-only receive data register
- an 8-bit write-only transmit data register

Besides these 4 registers, Serial I/O utilizes Port 2 bit 3 (input) and bit 4 (output). Port 2 bit 2 can be used when an option is selected for the internal-clock-out or the external-clock-in.

• Transmit/Receive Control Status Register (TRCSR)

TRCS Register consists of 8 bits which all may be read while only bits 0 to 4 may be written. The register is initialized to \$20 on RES. The bits of the TRCS Register are explained below.

Transmit / Receive Control Status Register



**Bit 0 WU (Wake Up);** Set by software and cleared by hardware on receipt of ten consecutive "1"s. While this bit is "1", RDRF and ORFE flags are not set even if data are received or errors are detected. Therefore received data are ignored. It should be noted that RE flag must have already been set in advance of WU flag's set.

**Bit 1 TE (Transmit Enable);** This bit enables transmitter. When this bit is set, bit 4 of Port 2 DDR is also forced to be set. It remains set even if TE is cleared. Preamble of ten consecutive "1"s is transmitted just after this bit is set, and then transmitter becomes ready to send data. If this bit is cleared, the transmitter is disabled and serial I/O affects nothing on Port 2 bit 4.

**Bit 2 TIE (Transmit Interrupt Enable);** When this bit is set, TDRE (bit 5) causes an IRQ<sub>2</sub> interrupt. When cleared, TDRE interrupt is masked.

**Bit 3 RE (Receive Enable);** When set, Port 2 bit 3 can be used as an input of receive regardless of DDR value for this bit. When cleared, the receiver is disabled.

**Bit 4 RIE (Receive Interrupt Enable);** When this bit is set, RDRF (bit 7) or ORFE (bit 6) cause an IRQ<sub>2</sub> interrupt. When cleared, this interrupt is masked.

- Bit 5 TDRE (Transmit Data Register Empty);** When the data is transferred from the Transmit Data Register to Output Shift Register, this bit is set by hardware. The bit is cleared by reading the status register followed by writing the next new data into the Transmit Data Register. TDRE is initialized to 1 by RES.
- Bit 6 ORFE (Over Run Framing Error);** When overrun or framing error occurs (receive only), this bit is set by hardware. Over Run Error occurs if the attempt is made to transfer the new byte to the receive data register while the RDRF is "1". Framing Error occurs when the bit counter is not synchronized with the boundary of the byte in the re-

ceiving bit stream. When Framing Error is detected, RDRF is not set. Therefore Framing Error can be distinguished from Overrun Error. That is, if ORFE is "1" and RDRF is "1", Overrun Error is detected. Otherwise Framing Error occurs. The bit is cleared by reading the status register followed by reading the receive data register, or by RES.

**Bit 7 RDRF (Receive Data Register Full);** This bit is set by hardware when the data is transferred from the receive shift register to the receive data register. It is cleared by reading the status register followed by reading the receive data register, or by RES.




Figure 19 Serial I/O Register




Table 5 SCI Bit Times and Transfer Rates

SS1	SS0	XTAL	2.4576 MHz	4.0 MHz	4.9152MHz
		E	614.4 kHz	1.0 MHz	1.2288MHz
0	0	E ÷ 16	26 μs/38,400 Baud	16 μs/62,500 Baud	13 μs/76,800Baud
0	1	E ÷ 128	208μs/4,800 Baud	128 μs/7812.5 Baud	104.2μs/ 9,600Baud
1	0	E ÷ 1024	1.67ms/600 Baud	1.024ms/976.6 Baud	833.3μs/ 1,200Baud
1	1	E ÷ 4096	6.67ms/150 Baud	4.096ms/244.1 Baud	3.333ms/ 300Baud

Table 6 SCI Format and Clock Source Control

CC1: CC0	Format	Clock Source	Port 2 Bit 2	Port 2 Bit 3	Port 2 Bit 4
0 0	-	-	-	-	-
0 1	NRZ	Internal	Not Used***	••	••
1 0	NRZ	Internal	Output*	••	••
1 1	NRZ	External	Input	••	••

- \* Clock output is available regardless of values for bits RE and TE.
- \*\* Bit 3 is used for serial input if RE = "1" in TRCS.  
Bit 4 is used for serial output if TE = "1" in TRCS.
- \*\*\* This pin can be used as I/O port.

● **Transfer Rate/Mode Control Register (RMCR)**

The register controls the following serial I/O functions:

- Bauds rate    • data format    • clock source
- Port 2 bit 2 feature

It is 4-bit write-only register, cleared by RES. The 4 bits are considered as a pair of 2-bit fields. The lower 2 bits control the bit rate of internal clock while the upper 2 bits control the format and the clock select logic.

Bit 0 SS0 }  
Bit 1 SS1 }    Speed Select

These bits select the Baud rate for the internal clock. The rates selectable are function of E clock frequency of the CPU. Table 5 lists the available Baud Rates.

Bit2 CC0 }  
Bit 3 CC1 }    Clock Control/Format Select

They control the data format and the clock select logic. Table 6 defines the bit field.

● **Internally Generated Clock**

If the user wish to use externally an internal clock of the serial I/O, the following requirements should be noted.

- CC1, CC0 must be set to "10".
- The maximum clock rate must be E/16.
- The clock rate is equal to the bit rate.
- The values of RE and TE have no effect.

● **Externally Generated Clock**

If the user wish to supply an external clock to the Serial I/O, the following requirements should be noted.

- The CC1, CC0 must be set to "11" (See Table 6).
- The external clock must be set to 8 times of the desired baud rate.
- The maximum external clock frequency is E/2 clock.

● **Serial Operations**

The serial I/O hardware must be initialized by the software before operation. The sequence will be normally as follows.

- Writing the desired operation control bits of the Rate and Mode Control Register.
- Writing the desired operation control bits of the TRCS register.

If Port 2 bit 3, 4 are used for serial I/O, TE, RE bits may be kept set. When TE, RE bit are cleared during SCI operation, and subsequently set again, it should be noted that TE, RE must be kept "0" for at least one bit time of the current baud rate. If TE, RE are set again within one bit time, there may be the case where the initializing of internal function for transmitter and receiver does not take place correctly.

● **Transmit Operation**

Data transmission is enabled by the TE bit in the TRCS

register. When set, the output of the transmit shift register is connected with Port 2 bit 4 which is unconditionally configured as an output.

After RES, the user should initialize both the RMC register and the TRCS register for desired operation. Setting the TE bit causes a transmission of ten-bit preamble of "1"s. Following the preamble, internal synchronization is established and the transmitter is ready to operate. Then either of the following states exists.

- (1) If the transmit data register is empty (TDRE = 1), the consecutive "1"s are transmitted indicating an idle states.
- (2) If the data has been loaded into the Transmit Data Register (TDRE = 0), it is transferred to the output shift register and data transmission begins.

During the data transfer, the start bit ("0") is first transferred. Next the 8-bit data (beginning at bit 0) and finally the stop bit ("1"). When the contents of the Transmit Data Register is transferred to the output shift register, the hardware sets the TDRE flag bit: If the CPU fails to respond to the flag within the proper time, TDRE is kept set and then a continuous string of 1's is sent until the data is supplied to the data register.

● **Receive Operation**


The receive operation is enabled by the RE bit. The serial input is connected with Port 2 bit 3. The receiver operation is determined by the contents of the TRCS and RMC register. The received bit stream is synchronized by the first "0" (start bit). During 10-bit time, the data is strobed approximately at the center of each bit. If the tenth bit is not "1" (stop bit), the system assumes a framing error and the ORFE is set.

If the tenth bit is "1", the data is transferred to the receive data register, and the RDRF flag is set. If the tenth bit of the next data is received and still RDRF is preserved set, then ORFE is set indicating that an overrun error has occurred.

After the CPU read of the status register as a response to RDRF flag or ORFE flag, followed by the CPU read of the receive data register, RDRF or ORFE will be cleared.

■ **RAM CONTROL REGISTER**

The register assigned to the address \$0014 gives a status information about standby RAM.



- Bit 0 Not used.
- Bit 1 Not used.
- Bit 2 Not used.

- Bit 3 Not used.
- Bit 4 Not used.
- Bit 5 Not used.
- Bit 6 RAM Enable (RAME).

Using this control bit, the user can disable the RAM. RAM Enable bit is set on the positive edge of  $\overline{RES}$  and RAM is enabled. The program can write "1" or "0". If RAME is cleared, the RAM address becomes external address and the CPU may read the data from the outside memory.

**Bit 7 Standby Power Bit (STBY PWR)**

This bit can be read or written by the user program. It is cleared when the  $V_{CC}$  voltage is removed. Normally this bit is set by the program before going into stand-by mode. When the CPU recovers from stand-by mode, this bit should be checked. If it is "1", the data of the RAM is retained during stand-by and it is valid.

■ **GENERAL DESCRIPTION OF INSTRUCTION SET**

The HD6303R has an upward object code compatible with the HD6801 to utilize all instruction sets of the HMCS6800. The execution time of the key instruction is reduced to increase the system through-put. In addition, the bit operation instruction, the exchange instruction between the index and the accumulator, the sleep instruction are added. This section describes:

- CPU programming model (See Fig. 20)
- Addressing modes
- Accumulator and memory manipulation instructions (See Table 7)
- New instructions
- Index register and stack manipulation instructions (See Table 8)
- Jump and branch instructions (See Table 9)
- Condition code register manipulation instructions (See Table 10)
- Op-code map (See Table 11)
- Cycle-by-cycle operation (See Table 12)

● **CPU Programming Model**

The programming model for the HD6303R is shown in Figure 20. The double accumulator is physically the same as the accumulator A concatenated with the accumulator B, so that the contents of A and B is changed with executing operation of an accumulator D.




Figure 20 CPU Programming Model

● **CPU Addressing Modes**

The HD6303R has seven address modes which depend on both of the instruction type and the code. The address mode for

every instruction is shown along with execution time given in terms of machine cycles (Table 7 to 11). When the clock frequency is 4 MHz, the machine cycle will be microseconds.

**Accumulator (ACCX) Addressing**

Only the accumulator (A or B) is addressed. Either accumulator A or B is specified by one-byte instructions.

**Immediate Addressing**

In this mode, the operand is stored in the second byte of the instruction except that the operand in LDS and LDX, etc are stored in the second and the third byte. These are two or three-byte instructions.

**Direct Addressing**

In this mode, the second byte of instruction indicates the address where the operand is stored. Direct addressing allows the user to directly address the lowest 256 bytes in the machine; locations zero through 255. Improved execution times are achieved by storing data in these locations. For system configuration, it is recommended that these locations should be RAM and be utilized preferably for user's data realm. These are two-byte instructions except the AIM, OIM, EIM and TIM which have three-byte.

**Extended Addressing**

In this mode, the second byte indicates the upper 8 bit addresses where the operand is stored, while the third byte indicates the lower 8 bits. This is an absolute address in memory. These are three-byte instructions.

**Indexed Addressing**

In this mode, the contents of the second byte is added to the lower 8 bits in the Index Register. For each of AIM, OIM, EIM and TIM instructions, the contents of the third byte are added to the lower 8 bits in the Index Register. In addition, the resulting "carry" is added to the upper 8 bits in the Index Register. The result is used for addressing memory. Because the modified address is held in the Temporary Address Register, there is no change to the Index Register. These are two-byte instructions but AIM, OIM, EIM, TIM have three-byte.

**Implied Addressing**

In this mode, the instruction itself gives the address; stack pointer, index register, etc. These are 1-byte instructions.

**Relative Addressing**

In this mode, the contents of the second byte is added to the lower 8 bits in the program counter. The resulting carry or borrow is added to the upper 8 bits. This helps the user to address the data within a range of -126 to +129 bytes of the current execution instruction. These are two-byte instructions.



Table 7 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register								
		IMMED			DIRECT			INDEX			EXTEND				IMPLIED	5	4	3	2	1	0		
		OP	~	#	OP	~	#	OP	~	#	OP	~	#			OP	~	#	H	I	N	Z	V
Add	ADDA	8B	2	2	9B	3	2	AB	4	2	BB	4	3			A + M → A	↑	●	↑	↑	↑	↑	
	ADDB	CB	2	2	DB	3	2	EB	4	2	FB	4	3			B + M → B	↑	●	↑	↑	↑	↑	
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3			A : B + M : M + 1 → A : B	↑	●	↑	↑	↑	↑	
Add Accumulators	ABA													1B	1	1	A + B → A	↑	●	↑	↑	↑	↑
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3			A + M + C → A	↑	●	↑	↑	↑	↑	
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			B + M + C → B	↑	●	↑	↑	↑	↑	
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3			A · M → A	●	●	↑	↑	R	●	
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			B · M → B	●	●	↑	↑	R	●	
Bit Test	BIT A	85	2	2	95	3	2	A5	4	2	B5	4	3			A · M	●	●	↑	↑	R	●	
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3			B · M	●	●	↑	↑	R	●	
Clear	CLR							6F	5	2	7F	5	3			00 → M	●	●	R	S	R	R	
	CLR A													4F	1	1	00 → A	●	●	R	S	R	R
	CLR B													5F	1	1	00 → B	●	●	R	S	R	R
Compare	CMP A	81	2	2	91	3	2	A1	4	2	B1	4	3			A - M	●	●	↑	↑	↑	↑	
	CMP B	C1	2	2	D1	3	2	E1	4	2	F1	4	3			B - M	●	●	↑	↑	↑	↑	
Compare Accumulators	CBA													11	1	1	A - B	●	●	↑	↑	↑	↑
Complement, 1's	COM							63	6	2	73	6	3			M̄ → M	●	●	↑	↑	R	S	
	COM A													43	1	1	A → A	●	●	↑	↑	R	S
	COM B													53	1	1	B → B	●	●	↑	↑	R	S
Complement, 2's (Negate)	NEG							60	6	2	70	6	3			00 - M → M	●	●	↑	↑	①	②	
	NEGA													40	1	1	00 - A → A	●	●	↑	↑	①	②
	NEGB													50	1	1	00 - B → B	●	●	↑	↑	①	②
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	●	●	↑	↑	↑	③
Decrement	DEC							6A	6	2	7A	6	3			M - 1 → M	●	●	↑	↑	↑	④	
	DECA													4A	1	1	A - 1 → A	●	●	↑	↑	↑	④
	DECB													5A	1	1	B - 1 → B	●	●	↑	↑	↑	④
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3			A ⊕ M → A	●	●	↑	↑	R	●	
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3			B ⊕ M → B	●	●	↑	↑	R	●	
Increment	INC							6C	6	2	7C	6	3			M + 1 → M	●	●	↑	↑	↑	⑤	
	INCA													4C	1	1	A + 1 → A	●	●	↑	↑	↑	⑤
	INCB													5C	1	1	B + 1 → B	●	●	↑	↑	↑	⑤
Load Accumulator	LDAA	86	2	2	96	3	2	A6	4	2	B6	4	3			M → A	●	●	↑	↑	↑	R	
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3			M → B	●	●	↑	↑	↑	R	
Load Double Accumulator	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3			M + 1 → B, M → A	●	●	↑	↑	↑	R	
Multiply Unsigned	MUL													3D	7	1	A × B → A : B	●	●	●	●	●	⑥
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3			A + M → A	●	●	↑	↑	↑	R	
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3			B + M → B	●	●	↑	↑	↑	R	
Push Data	PSHA													36	4	1	A → Msp, SP - 1 → SP	●	●	●	●	●	●
	PSHB													37	4	1	B → Msp, SP - 1 → SP	●	●	●	●	●	●
Pull Data	PULA													32	3	1	SP + 1 → SP, Msp → A	●	●	●	●	●	●
	PULB													33	3	1	SP + 1 → SP, Msp → B	●	●	●	●	●	●
Rotate Left	ROL							69	6	2	79	6	3			M	●	●	↑	↑	↑	⑦	
	ROLA													49	1	1	A	●	●	↑	↑	↑	⑦
	ROLB													59	1	1	B	●	●	↑	↑	↑	⑦
Rotate Right	ROR							66	6	2	76	6	3			M	●	●	↑	↑	↑	⑧	
	RORA													46	1	1	A	●	●	↑	↑	↑	⑧
	RORB													56	1	1	B	●	●	↑	↑	↑	⑧

Note) Condition Code Register will be explained in Note of Table 10.

(to be continued)

Table 7 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register																	
		IMMED			DIRECT			INDEX			EXTEND				IMPLIED			5	4	3	2	1	0									
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	H	I	N	Z	V	C									
Shift Left Arithmetic	ASL							68	6	2	78	6	3											M		•	•	•	•	•	•	
	ASLA													48	1	1	A		•	•	•	•	•	•								
	ASLB													58	1	1	B		•	•	•	•	•	•								
Double Shift Left, Arithmetic	ASLD													05	1	1	C		•	•	•	•	•	•								
Shift Right Arithmetic	ASR							67	6	2	77	6	3											M		•	•	•	•	•	•	
	ASRA													47	1	1	A		•	•	•	•	•	•								
	ASRB													57	1	1	B		•	•	•	•	•	•								
Shift Right Logical	LSR							64	6	2	74	6	3											M		•	•	•	R	•	•	
	LSRA													44	1	1	A		•	•	•	R	•	•								
	LSRB													54	1	1	B		•	•	•	R	•	•								
Double Shift Right Logical	LSRD													04	1	1	C		•	•	•	R	•	•								
Store Accumulator	STAA				97	3	2	A7	4	2	B7	4	3												A → M	•	•	•	•	R	•	
	STAB				D7	3	2	E7	4	2	F7	4	3													B → M	•	•	•	•	R	•
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3													A → M B → M + 1	•	•	•	•	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3													A - M → A	•	•	•	•	•	•
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3													B - M → B	•	•	•	•	•	•
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	B3	5	3													A : B - M : M + 1 → A : B	•	•	•	•	•	•
Subtract Accumulators	SBA													10	1	1		A - B → A	•	•	•	•	•	•								
Subtract With Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3													A - M - C → A	•	•	•	•	•	•
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3													B - M - C → B	•	•	•	•	•	•
Transfer Accumulators	TAB													16	1	1		A → B	•	•	•	•	R	•								
	TBA													17	1	1		B → A	•	•	•	•	R	•								
Test Zero or Minus	TST							6D	4	2	7D	4	3													M - 00	•	•	•	•	R	R
	TSTA													4D	1	1		A - 00	•	•	•	•	R	R								
	TSTB													5D	1	1		B - 00	•	•	•	•	R	R								
And Immediate	AIM				71	6	3	61	7	3															M-IMM → M	•	•	•	•	R	•	
OR Immediate	OIM				72	6	3	62	7	3															M+IMM → M	•	•	•	•	R	•	
EOR Immediate	EIM				75	6	3	65	7	3															M⊕IMM → M	•	•	•	•	R	•	
Test Immediate	TIM				78	4	3	68	5	3															M-IMM	•	•	•	•	R	•	

Note) Condition Code Register will be explained in Note of Table 10.

● **New Instructions**

In addition to the HD6801 Instruction Set, the HD6303R has the following new instructions:

**AIM**----(M) · (IMM) → (M)

Evaluates the AND of the immediate data and the memory, places the result in the memory.

**OIM**----(M) + (IMM) → (M)

Evaluates the OR of the immediate data and the memory, places the result in the memory.

**EIM**----(M) ⊕ (IMM) → (M)

Evaluates the EOR of the immediate data and the memory, places the result in the memory.

**TIM**----(M) · (IMM)

Evaluates the AND of the immediate data and the memory, changes the flag of associated condition code register

Each instruction has three bytes; the first is op-code, the second is immediate data, the third is address modifier.

**XGDX**--(ACCD) ↔ (IX)

Exchanges the contents of accumulator and the index register.

**SLP**----The MPU is brought to the sleep mode. For sleep mode, see the "sleep mode" section.

Table 8 Index Register, Stack Manipulation Instructions

Pointer Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register															
		IMMED			DIRECT			INDEX			EXTEND				IMPLIED			5	4	3	2	1	0							
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	H	I	N	Z	V	C							
Compare Index Reg	CPX	8C	3	3	9C	4	2	AC	5	2	BC	5	3										X ← M + 1	•	•	↑	↑	↑	↑	
Decrement Index Reg	DEX													09	1	1								X ← 1 → X	•	•	•	↑	•	•
Decrement Stack Pntr	DES													34	1	1								SP ← 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX													08	1	1								X + 1 → X	•	•	•	↑	•	•
Increment Stack Pntr	INS													31	1	1								SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3	3	DE	4	2	EE	5	2	FE	5	3										M → X <sub>H</sub> , (M + 1) → X <sub>L</sub>	•	•	•	↑	↑	R	•
Load Stack Pntr	LDS	8E	3	3	9E	4	2	AE	5	2	BE	5	3										M → SP <sub>H</sub> , (M + 1) → SP <sub>L</sub>	•	•	•	↑	↑	R	•
Store Index Reg	STX				DF	4	2	EF	5	2	FF	5	3										X <sub>H</sub> → M, X <sub>L</sub> → (M + 1)	•	•	•	↑	↑	R	•
Store Stack Pntr	STS				9F	4	2	AF	5	2	BF	5	3										SP <sub>H</sub> → M, SP <sub>L</sub> → (M + 1)	•	•	•	↑	↑	R	•
Index Reg → Stack Pntr	TXS													35	1	1							X ← 1 → SP	•	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX													30	1	1							SP + 1 → X	•	•	•	•	•	•	•
Add	ABX													3A	1	1							B + X → X	•	•	•	•	•	•	•
Push Data	PSHX													3C	5	1								X <sub>L</sub> → M <sub>op</sub> , SP ← 1 → SP X <sub>H</sub> → M <sub>op</sub> , SP ← 1 → SP	•	•	•	•	•	•
Pull Data	PULX													38	4	1								SP + 1 → SP, M <sub>op</sub> → X <sub>H</sub> SP + 1 → SP, M <sub>op</sub> → X <sub>L</sub>	•	•	•	•	•	•
Exchange	XGDX													18	2	1								ACCD ← IX	•	•	•	•	•	•

Note) Condition Code Register will be explained in Note of Table 10.

Table 9 Jump, Branch Instruction

Operations	Mnemonic	Addressing Modes												Branch Test	Condition Code Register									
		RELATIVE		DIRECT		INDEX		EXTEND		IMPLIED		5	4		3	2	1	0						
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #								H	I	N	Z	V	C
Branch Always	BRA	20	3	2														None	•	•	•	•	•	•
Branch Never	BRN	21	3	2														None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3	2														C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3	2														C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3	2														Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3	2														$N \oplus V = 0$	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3	2														$Z + (N \oplus V) = 0$	•	•	•	•	•	•
Branch If Higher	BHI	22	3	2														C + Z = 0	•	•	•	•	•	•
Branch If < Zero	BLE	2F	3	2														$Z + (N \oplus V) = 1$	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3	2														C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3	2														$N \oplus V = 1$	•	•	•	•	•	•
Branch If Minus	BMI	2B	3	2														N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3	2														Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3	2														V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3	2														V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3	2														N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5	2															•	•	•	•	•	•
Jump	JMP						6E	3	2		7E	3	3						•	•	•	•	•	•
Jump To Subroutine	JSR				9D	5	2		AD	5	2		BD	6	3				•	•	•	•	•	•
No Operation	NOP													01	1	1		Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI													3B	10	1			•	•	•	•	•	•
Return From Subroutine	RTS													39	5	1			•	•	•	•	•	•
Software Interrupt	SWI													3F	12	1			•	S	•	•	•	•
Wait for Interrupt*	WAI													3E	9	1			•	Ⓜ	•	•	•	•
Sleep	SLP													1A	4	1			•	•	•	•	•	•

Note) \*WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 10.

Table 10 Condition Code Register Manipulation Instructions

Operations	Mnemonic	Addressing Modes				Boolean Operation	Condition Code Register							
		IMPLIED					5	4	3	2	1	0		
		OP	~	#			H	I	N	Z	V	C		
Clear Carry	CLC	0C	1	1	0 → C	•	•	•	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0E	1	1	0 → I	•	R	•	•	•	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	•	•	•	R	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	1	1	1 → I	•	S	•	•	•	•	•	•	•
Set Overflow	SEV	0B	1	1	1 → V	•	•	•	•	•	•	•	S	•
Accumulator A → CCR	TAP	06	1	1	A → CCR	⑩								
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•	•	•	•

(NOTE 1) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result ≠ 00000000?
- ③ (Bit C) Test: BCD Character of high-order byte greater than 9? (Not cleared if previously set)
- ④ (Bit V) Test: Operand = 10000000 prior to execution?
- ⑤ (Bit V) Test: Operand = 01111111 prior to execution?
- ⑥ (Bit V) Test: Set equal to N⊕C=1 after the execution of instructions
- ⑦ (Bit N) Test: Result less than zero? (Bit 15=1)
- ⑧ (All Bit) Load Condition Code Register from Stack.
- ⑨ (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
- ⑩ (All Bit) Set according to the contents of Accumulator A.
- ⑪ (Bit C) Result of Multiplication Bit 7=1 of ACCB?

(NOTE 2) CLI instruction and interrupt.

If interrupt mask-bit is set (I="1") and interrupt is requested ( $\overline{IRQ_1}$  = "0" or  $\overline{IRQ_2}$  = "0"), and then CLI instruction is executed, the CPU responds as follows.

- ① The next instruction of CLI is one-machine cycle instruction. Subsequent two instructions are executed before the interrupt is responded. That is, the next and the next of the next instruction are executed.
- ② The next instruction of CLI is two-machine cycle (or more) instruction. Only the next instruction is executed and then the CPU jump to the interrupt routine. Even if TAP instruction is used, instead of CLI, the same thing occurs.

Table 11 OP-Code Map

OP CODE					ACC A	ACC B	IND	EXT DIR	ACCA or SP				ACCB or X				
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
LO	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0000	0	SBA	BRA	TSX	NEG				SUB				0				
0001	1	NOP	CBA	BRN	INS	AIM				CMP				1			
0010	2			BHI	PULA	OIM				SBC				2			
0011	3			BLS	PULB	COM				SUBD				ADD			
0100	4	LSRD		BCC	DES	LSR				AND				4			
0101	5	ASLD		BCS	TXS	EIM				BIT				5			
0110	6	TAP	TAB	BNE	PSHA	ROR				LDA				6			
0111	7	TPA	TBA	BEQ	PSHB	ASR				STA				STA			
1000	8	INX	XGDX	BVC	PULX	ASL				EOR				8			
1001	9	DEX	DAA	BVS	RTS	ROL				ADC				9			
1010	A	CLV	SLP	BPL	ABX	DEC				ORA				A			
1011	B	SEV	ABA	BMI	RTI	TIM				ADD				B			
1100	C	CLC		BGE	PSHX	INC				CPX				LDD			
1101	D	SEC		BLT	MUL	TST				BSR				JSR			
1110	E	CLI		BGT	WAI	JMP				LDS				STD			
1111	F	SEI		BLE	SWI	CLR				STS				STX			

UNDEFINED OP CODE

\* Only for instructions of AIM, OIM, EIM, TIM

### ● Instruction Execution Cycles

In the HMCS6800 series, the execution cycle of each instruction is the number of cycles between the start of the current instruction fetch and just before the start of the subsequent instruction fetch.

The HD6303R uses a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Therefore, the method to count instruction cycles used in the HMCS6800 series cannot be applied to the instruction cycles such as MULT, PULL, DAA and XGDX in the HD6303R.

Table 12 provides the information about the relationship among each data on the Address Bus, Data Bus, and R/W status in cycle-by-cycle basis during the execution of each instruction.

Table 12 Cycle-by-Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>IMMEDIATE</b>					
ADC ADD	2	1	Op Code Address+1	1	Operand Data
AND BIT		2	Op Code Address+2	1	Next Op Code
CMP EOR					
LDA ORA					
SBC SUB					
ADDD CPX	3	1	Op Code Address+1	1	Operand Data (MSB)
LDD LDS		2	Op Code Address+2	1	Operand Data (LSB)
LDX SUBD		3	Op Code Address+3	1	Next Op Code
<b>DIRECT</b>					
ADC ADD	3	1	Op Code Address+1	1	Address of Operand (LSB)
AND BIT		2	Address of Operand	1	Operand Data
CMP EOR		3	Op Code Address+2	1	Next Op Code
LDA ORA					
SBC SUB					
STA	3	1	Op Code Address+1	1	Destination Address
		2	Destination Address	0	Accumulator Data
		3	Op Code Address+2	1	Next Op Code
ADDD CPX	4	1	Op Code Address+1	1	Address of Operand (LSB)
LDD LDS		2	Address of Operand	1	Operand Data (MSB)
LDX SUBD		3	Address of Operand+1	1	Operand Data (LSB)
		4	Op Code Address+2	1	Next Op Code
STD STS	4	1	Op Code Address+1	1	Destination Address (LSB)
STX		2	Destination Address	0	Register Data (MSB)
		3	Destination Address+1	0	Register Data (LSB)
		4	Op Code Address+2	1	Next Op Code
JSR	5	1	Op Code Address+1	1	Jump Address (LSB)
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer-1	0	Return Address (MSB)
		5	Jump Address	1	First Subroutine Op Code
TIM	4	1	Op Code Address+1	1	Immediate Data
		2	Op Code Address+2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	Op Code Address+3	1	Next Op Code
AIM EIM	6	1	Op Code Address+1	1	Immediate Data
OIM		2	Op Code Address+2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	FFFF	1	Restart Address (LSB)
		5	Address of Operand	0	New Operand Data
		6	Op Code Address+3	1	Next Op Code

— Continued —

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>INDEXED</b>					
JMP	3	1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	Jump Address	1	First Op Code of Jump Routine
ADC AND CMP LDA SBC TST	4	1	Op Code Address+1	1	Offset
ADD BIT		2	FFFF	1	Restart Address (LSB)
EOR		3	IX+Offset	1	Operand Data
ORA SUB		4	Op Code Address+2	1	Next Op Code
STA	4	1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	IX+Offset	0	Accumulator Data
		4	Op Code Address+2	1	Next Op Code
ADDD CPX LDS SUBD	5	1	Op Code Address+1	1	Offset
LDD		2	FFFF	1	Restart Address (LSB)
LDX		3	IX+Offset	1	Operand Data (MSB)
		4	IX+Offset+1	1	Operand Data (LSB)
		5	Op Code Address+2	1	Next Op Code
STD STX	5	1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	IX+Offset	0	Register Data (MSB)
		4	IX+Offset+1	0	Register Data (LSB)
		5	Op Code Address+2	1	Next Op Code
JSR	5	1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	IX+Offset	1	First Subroutine Op Code
ASL COM INC NEG ROR	6	1	Op Code Address+1	1	Offset
ASR DEC		2	FFFF	1	Restart Address (LSB)
LSR		3	IX+Offset	1	Operand Data
ROL		4	FFFF	1	Restart Address (LSB)
		5	IX+Offset	0	New Operand Data
		6	Op Code Address+2	1	Next Op Code
TIM	5	1	Op Code Address+1	1	Immediate Data
		2	Op Code Address+2	1	Offset
		3	FFFF	1	Restart Address (LSB)
		4	IX+Offset	1	Operand Data
		5	Op Code Address+3	1	Next Op Code
CLR	5	1	Op Code Address+1	1	Offset
		2	FFFF	1	Restart Address (LSB)
		3	IX+Offset	1	Operand Data
		4	IX+Offset	0	00
		5	Op Code Address+2	1	Next Op Code
AIM OIM	7	1	Op Code Address+1	1	Immediate Data
EIM		2	Op Code Address+2	1	Offset
		3	FFFF	1	Restart Address (LSB)
		4	IX+Offset	1	Operand Data
		5	FFFF	1	Restart Address (LSB)
		6	IX+Offset	0	New Operand Data
		7	Op Code Address+3	1	Next Op Code

- Continued -

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/ $\overline{W}$	Data Bus
<b>EXTEND</b>					
JMP	3	1	Op Code Address+1	1	Jump Address (MSB)
		2	Op Code Address+2	1	Jump Address (LSB)
		3	Jump Address	1	Next Op Code
ADC ADD TST AND BIT CMP EOR LDA ORA SBC SUB	4	1	Op Code Address+1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	Op Code Address+3	1	Next Op Code
STA	4	1	Op Code Address+1	1	Destination Address (MSB)
		2	Op Code Address+2	1	Destination Address (LSB)
		3	Destination Address	0	Accumulator Data
		4	Op Code Address+3	1	Next Op Code
ADD CPX LDD LDS LDX SUBD	5	1	Op Code Address+1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data (MSB)
		4	Address of Operand+1	1	Operand Data (LSB)
		5	Op Code Address+3	1	Next Op Code
STD STS STX	5	1	Op Code Address+1	1	Destination Address (MSB)
		2	Op Code Address+2	1	Destination Address (LSB)
		3	Destination Address	0	Register Data (MSB)
		4	Destination Address+1	0	Register Data (LSB)
		5	Op Code Address+3	1	Next Op Code
JSR	6	1	Op Code Address+1	1	Jump Address (MSB)
		2	Op Code Address+2	1	Jump Address (LSB)
		3	FFFF	1	Restart Address (LSB)
		4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer-1	0	Return Address (MSB)
		6	Jump Address	1	First Subroutine Op Code
ASL ASR COM DEC INC LSR NEG ROL ROR	6	1	Op Code Address+1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	FFFF	1	Restart Address (LSB)
		5	Address of Operand	0	New Operand Data
		6	Op Code Address+3	1	Next Op Code
CLR	5	1	Op Code Address+1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	Address of Operand	0	00
		5	Op Code Address+3	1	Next Op Code

- Continued -



Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/ $\overline{W}$	Data Bus	
<b>IMPLIED</b>							
ABA	ABX	1	1	Op Code Address+1	1	Next Op Code	
ASL	ASLD						
ASR	CBA						
CLC	CLI						
CLR	CLV						
COM	DEC						
DES	DEX						
INC	INS						
INX	LSR						
LSRD	ROL						
ROR	NOP						
SBA	SEC						
SEI	SEV						
TAB	TAP						
TBA	TPA						
TST	TSX						
DAA	XGDX	2	1	Op Code Address+1	1	Next Op Code	
			2	FFFF	1	Restart Address (LSB)	
PULA	PULB	3	1	Op Code Address+1	1	Next Op Code	
			2	FFFF	1	Restart Address (LSB)	
			3	Stack Pointer + 1	1	Data from Stack	
PSHA	PSHB	4	1	Op Code Address+1	1	Next Op Code	
			2	FFFF	1	Restart Address (LSB)	
			3	Stack Pointer	0	Accumulator Data	
			4	Op Code Address+1	1	Next Op Code	
PULX		4	1	Op Code Address+1	1	Next Op Code	
			2	FFFF	1	Restart Address (LSB)	
			3	Stack Pointer + 1	1	Data from Stack (MSB)	
			4	Stack Pointer + 2	1	Data from Stack (LSB)	
PSHX		5	1	Op Code Address+1	1	Next Op Code	
			2	FFFF	1	Restart Address (LSB)	
			3	Stack Pointer	0	Index Register (LSB)	
			4	Stack Pointer - 1	0	Index Register (MSB)	
			5	Op Code Address+1	1	Next Op Code	
RTS		5	1	Op Code Address+1	1	Next Op Code	
			2	FFFF	1	Restart Address (LSB)	
			3	Stack Pointer + 1	1	Return Address (MSB)	
			4	Stack Pointer + 2	1	Return Address (LSB)	
			5	Return Address	1	First Op Code of Return Routine	
MUL		7	1	Op Code Address+1	1	Next Op Code	
			2	FFFF	1	Restart Address (LSB)	
			3	FFFF	1	Restart Address (LSB)	
			4	FFFF	1	Restart Address (LSB)	
			5	FFFF	1	Restart Address (LSB)	
			6	FFFF	1	Restart Address (LSB)	
			7	FFFF	1	Restart Address (LSB)	

- Continued -

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/ $\bar{W}$	Data Bus
<b>IMPLIED</b>					
WAI	9	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer-1	0	Return Address (MSB)
		5	Stack Pointer-2	0	Index Register (LSB)
		6	Stack Pointer-3	0	Index Register (MSB)
		7	Stack Pointer-4	0	Accumulator A
		8	Stack Pointer-5	0	Accumulator B
		9	Stack Pointer-6	0	Conditional Code Register
RTI	10	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer +1	1	Conditional Code Register
		4	Stack Pointer+2	1	Accumulator B
		5	Stack Pointer+3	1	Accumulator A
		6	Stack Pointer+4	1	Index Register (MSB)
		7	Stack Pointer+5	1	Index Register (LSB)
		8	Stack Pointer+6	1	Return Address (MSB)
		9	Stack Pointer+7	1	Return Address (LSB)
		10	Return Address	1	First Op Code of Return Routine
SWI	12	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer - 1	0	Return Address (MSB)
		5	Stack Pointer - 2	0	Index Register (LSB)
		6	Stack Pointer - 3	0	Index Register (MSB)
		7	Stack Pointer - 4	0	Accumulator A
		8	Stack Pointer - 5	0	Accumulator B
		9	Stack Pointer - 6	0	Conditional Code Register
		10	Vector Address FFFA	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	First Op Code of SWI Routine
SLP	4	1	Op Code Address+1	1	Next Op Code
		2	FFFF	1	Restart Address (LSB)
		3	FFFF		High Impedance-Non MPX Mode
		4	Sleep		Address Bus -MPX Mode
		3	FFFF		Restart Address (LSB)
4	Op Code Address+1		Next Op Code		

- Continued -

Table 12 Cycle-by-Cycle Operation (Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus	
<b>RELATIVE</b>						
BCC BCS	3	1	Op Code Address + 1	1	Branch Offset	
BEQ BGE		2	FFFF	1	Restart Address (LSB)	
BGT BHI		3	3	{ Branch Address.....Test="1" { Op Code Address + 1...Test="0"	1	First Op Code of Branch Routine Next Op Code
BLE BLS						
BLT BMT						
BNE BPL						
BRA BRN						
BVC BVS						
BSR	5	1	Op Code Address + 1	1	Offset	
		2	FFFF	1	Restart Address (LSB)	
		3	Stack Pointer	0	Return Address (LSB)	
		4	Stack Pointer - 1	0	Return Address (MSB)	
		5	Branch Address	1	First Op Code of Subroutine	

■ **LOW POWER CONSUMPTION MODE**

The HD6303R has two low power consumption modes; sleep and standby mode.

● **Sleep Mode**

On execution of SLP instruction, the MPU is brought to the sleep mode. In the sleep mode, the CPU stops its operation, but the contents of the registers in the CPU are retained. In this mode, the peripherals of CPU will remain active. So the operations such as transmit and receive of the SCI data and counter may keep in operation. In this mode, the power consumption is reduced to about 1/6 the value of a normal operation.

The escape from this mode can be done by interrupt, **RES**, **STBY**. The **RES** resets the MPU and the **STBY** brings it into the standby mode (This will be mentioned later). When interrupt is requested to the CPU and accepted, the sleep mode is released, then the CPU is brought in the operation mode and jumps to the interrupt routine. When the CPU has masked the interrupt, after recovering from the sleep mode, the next instruction of SLP starts to execute. However, in such a case that the timer interrupt is inhibited on the timer side, the sleep mode cannot be released due to the absence of the interrupt request to the CPU.

This sleep mode is available to reduce an average power consumption in the applications of the HD6303R which may not be always running.

● **Standby Mode**

Bringing **STBY** "Low", the CPU becomes reset and all clocks of the HD6303R become inactive. It goes into the standby mode. This mode remarkably reduces the power consumptions of the HD6303R.

In the standby mode, if the HD6303R is continuously supplied with power, the contents of RAM is retained. The standby mode should escape by the reset start. The following is the typical application of this mode.

First, **NMI** routine stacks the CPU's internal information and the contents of **SP** in **RAM**, disables **RAME** bit of **RAM** control register, sets the standby bit, and then goes into the standby mode. If the standby bit keeps set on reset start, it means that the power has been kept during stand-by mode and the contents of **RAM** is normally guaranteed. The system recovery may be possible by returning **SP** and bringing into the condition before the standby mode has started. The timing relation for each line in this application is shown in Figure 21.




Figure 21 Standby Mode Timing

■ **ERROR PROCESSING**

When the HD6303R fetches an undefined instruction or fetches an instruction from unusable memory area, it generates the highest priority internal interrupt, that may protect from system upset due to noise or a program error.

● **Op-Code Error**

Fetching an undefined op-code, the HD6303R will stack the CPU register as in the case of a normal interrupt and vector to the TRAP (\$FFEE, \$FFEF), that has a second highest priority (RES is the highest).

● **Address Error**

When an instruction is fetched from other than a resident RAM, or an external memory area, the CPU starts the same interrupt as op-code error. In the case which the instruction is fetched from external memory area and that area is not usable, the address error can not be detected.

The address which cause address error are shown in Table 13.

This feature is applicable only to the instruction fetch, not to normal read/write of data accessing.

Transitions among the active mode, sleep mode, standby mode and reset are shown in Figure 22.

Figures 23, 24 show a system configuration.

The system flow chart of HD6303R is shown in Figure 25.




Figure 22 Transitions among Active Mode, Standby Mode, Sleep Mode, and Reset

Table 13 Address Error

Address Error
\$0000 ~ \$001F




Figure 23 HD6303R MPU Multiplexed Mode




Figure 24 HD6303R MPU Non-Multiplexed Mode




Figure 25 HD6303R System Flow Chart

**■ PRECAUTION TO THE BOARD DESIGN OF OSCILLATION CIRCUIT**

As shown in Fig. 26, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and  $C_L$  must be put as near the HD6303R as possible.




Figure 26 Precaution to the board design of oscillation circuit




Fig. 27 Example of Oscillation Circuits in Board Design

**■ PIN CONDITIONS AT SLEEP AND STANDBY STATE**

● **Sleep State**

The conditions of power supply pins, clock pins, input pins and E clock pin are the same as those of operation. Refer to Table 14 for the other pin conditions.

● **Standby State**

Only power supply pins and **STBY** are active. As for the clock pin EXTAL, its input is fixed internally so the MPU is not influenced by the pin conditions. XTAL is in "1" output. All the other pins are in high impedance.

Table 14 Pin Condition in Sleep State

Pin		Mode	Non Multiplexed Mode	Multiplexed Mode
P <sub>20</sub> ~ P <sub>24</sub>	Function		I/O Port	I/O Port
	Condition		Keep the condition just before sleep	←
A <sub>0</sub> /P <sub>10</sub> ~ A <sub>7</sub> /P <sub>17</sub>	Function		Address Bus (A <sub>0</sub> ~ A <sub>7</sub> )	I/O Port
	Condition		Output "1"	Keep the condition just before sleep
A <sub>8</sub> ~ A <sub>15</sub>	Function		Address Bus (A <sub>8</sub> ~ A <sub>15</sub> )	Address Bus (A <sub>8</sub> ~ A <sub>15</sub> )
	Condition		Output "1"	←
D <sub>0</sub> /A <sub>0</sub> ~ D <sub>7</sub> /A <sub>7</sub>	Function		Data Bus (D <sub>0</sub> ~ D <sub>7</sub> )	$\bar{E}$ : Address Bus (A <sub>0</sub> ~ A <sub>7</sub> ), E: Data Bus
	Condition		High Impedance	$\bar{E}$ : Output "1", E: High Impedance
R/W	Function		R/ $\bar{W}$ Signal	R/ $\bar{W}$ Signal
	Condition		Output "1"	←
AS			—	Output AS

Table 15 Pin Condition during RESET

Pin \ Mode	Non-Multiplexed Mode	Multiplexed Mode
P <sub>20</sub> ~ P <sub>24</sub>	High Impedance	←
A <sub>0</sub> /P <sub>10</sub> ~ A <sub>7</sub> /P <sub>17</sub>	High Impedance	←
A <sub>8</sub> ~ A <sub>15</sub>	High Impedance	←
D <sub>0</sub> /A <sub>0</sub> ~ D <sub>7</sub> /A <sub>7</sub>	High Impedance	E : "1" Output E : "1" Output (Note) (High Impedance)
R/W	"1" Output	←
AS	E : "1" Output E : High Impedance	←

(Note) In the multiplexed mode, the data bus is set to "1" output state during E = "1" and it causes the conflict with the output of external memory. Following 1 and 2 should be done to avoid the conflict;

- (1) Construct the system that disables the external memory during reset.
- (2) Add 4.7 kΩ pull-down resistance to the AS pin to make AS pin "0" level during E = "1". This operation makes the data bus high impedance state.

■ DIFFERENCE BETWEEN HD6303 AND HD6303R

The HD6303R is an upgraded version of the HD6303. The difference between HD6303 and HD6303R is shown in Table 16.

Table 16 Difference between HD6303 and HD6303R

Item	HD6303	HD6303R
Operating Mode	Mode 2: Not defined	Mode 2: Multiplexed Mode (Equivalent to Mode 4)
Electrical Characteristics	The electrical characteristics of 2MHz version (B version) are not specified.	Some characteristics are improved. The 2MHz version is guaranteed.
Timer	Has problem in output compare function. (Can be avoided by software.)	The problem is solved.


■ RECEIVE MARGIN OF THE SCI

Receive margin of the SCI contained in the HD6303R is shown in Table 17.

Note: SCI = Serial Communication Interface

Table 17

	Bit distortion tolerance (t-to) / t <sub>0</sub>	Character distortion tolerance (T-To) / T <sub>0</sub>
HD6303R	±37.5%	+3.75% -2.5%



■ APPLICATION NOTE FOR HIGH SPEED SYSTEM DESIGN USING THE HD6303R

This note describes the solutions of the potential problem caused by noise generation in the system using the HD6303R.

The CMOS ICs and LSIs featured by low power consumption

and high noise immunity are generally considered to be enough with simply designed power source and the GND line.

But this does not apply to the applications configured of high speed system or of high speed parts. Such high speed system may have a chance to work incorrectly because of the noise

by the transient current generated during switching. One of example is a system in which the HD6303R directly accesses high speed memory such as the HM6264. The noise generation owing to the over current (Sometimes it may be several hundreds mA for peak level.) during switching may cause data write error.

This noise problem may be observed only at the Expanded Mode (Mode 1, 2, 4, 5 and 6) of the HD6303R.

Assuming the HD6303R is used as CPU in a system.

**I. Noise Occurrence**

If the HD6303R is connected to high speed RAM, a write error may occur. As shown in Fig. 28, the noise is generated in address bus during write cycle and data is written into an unexpected address from the HD6303R. This phenomenon causes random failures in systems whose data bus load capacitance exceeds the specification value (90 pF max.) and/or the impedance of the GND line is high.




Fig. 28 Noise Occurrence in address bus during write cycle

If the data bus D<sub>0</sub> ~ D<sub>7</sub> changes from "FF" to "00", extremely large transient current flows through the GND line. Then the noise is generated on the LSI's V<sub>SS</sub> pins proportioning to the transient current and to the impedance [Z<sub>g</sub>] of the GND line.





Fig. 29 Noise Source

This noise level, V<sub>n</sub>, appears on all output pins on the LSI including the address bus.

Fig. 30 shows the dependency of the noise voltage on the each parameter.



V<sub>n</sub>: Noise Voltage Z<sub>g</sub>: GND Impedance  
 C<sub>d</sub>: Data bus load capacitance  
 N: Number of data bus lines switching from H to L

Fig. 30 Dependency of the noise voltage on each parameter

**II. Noise Protection**


To avoid the noise on the address bus during the system operation mentioned before, there are two solutions as follows:

The one method is to isolate the HD6303R from peripheral devices so that peripherals are not affected by the noise. The other is to reduce noise level to the extent of not affecting peripherals using analog method.



**1. Noise Isolation**

Addresses should be latched at the negative edge of the AS signal or at the positive edge of the E signal. The 74LS373 is often used in this case.



**2. Noise Reduction**

As the noise level depends on each parameter such Cd, VCC, Zg, the noise level can be reduced to the allowable level by controlling those analog parameters.

(a) Transient Current Reduction

- (1) Reduce the data bus load capacitance. If large load capacitance is expected, a bus buffer should be inserted.
- (2) Lower the power supply voltage VCC within specification.
- (3) Increase a time constant at transient state by inserting a resistor (100 ~ 200Ω) to Data Buses in series to keep noise level down.

Table 18 shows the relationship between a series resistor and noise level or a resistor and DC/AC characteristics.




Table 18.

Item	Resistor				
	No	100Ω	200Ω		
Noise Voltage Level		See Fig. 31			
DC Characteristics		$I_{OL}$	1.6 mA	1.6 mA	1.0 mA
AC Characteristics	f = 1 MHz	No change			
		$t_{ADL}$	190 ns	190 ns	210 ns
	f = 1.5 MHz	$t_{ACCM}$	395 ns	395 ns	375 ns
		$t_{ADL}$	160 ns	180 ns	200 ns
	f = 2 MHz	$t_{ASL}$	20 ns	20 ns	0 ns
$t_{ACCM}$		270 ns	250 ns	230 ns	

Fig. 31 shows an example of the dependency of the noise voltage on the load capacitance of the data bus.\*

\*Note: The value of series resistor should be carefully selected because it heavily depends on each parameter of actual application system.




Fig. 31

Fig. 32 shows the typical wave form of the noise.




Fig. 32

(b) Reduction of GND line impedance

- (1) Widen the GND line width on the PC board.
- (2) Place the HD6303R close by power source.

- (3) Insert a bypass capacitor between the  $V_{CC}$  line and the GND of the HD6303R. A tantalum capacitor (about  $0.1\mu\text{F}$ ) is effective on the reduction.




Fig. 33 Layout of the HD6303R on the PC board

■ POWER-ON RESET

At power-on it is necessary to hold  $\overline{\text{RES}}$  "low" to reset the internal state of the device and to provide sufficient time for the oscillator to stabilize. Pay attention to the following.

\*Just after power-on, the MPU doesn't enter reset state until the oscillation starts. This is because the reset signal is input internally, with the clocked synchronization as shown below.




Fig. 34 Reset Circuit

Thus, just after power-on the LSI state (I/O port, mode condition etc.) is unstable until the oscillation starts. If it is

necessary to inform the LSI state to the external devices during this period, it needs to be done by the external circuits.

# HD6303X, HD63A03X, HD63B03X


## CMOS MPU (Micro Processing Unit)

The HD6303X is a CMOS 8-bit micro processing unit (MPU) which includes a CPU compatible with the HD6301VI, 192 bytes of RAM, 24 parallel I/O pins, a Serial Communication Interface (SCI) and two timers on chip.

### ■ FEATURES


- Instruction Set Compatible with the HD6301V1
- 192 Bytes of RAM
- 24 Parallel I/O Pins
  - 16 I/O Pins-Port 2, 6
  - 8 Input Pins-Port 5
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer
  - Input Capture Register x 1
  - Free Running Counter x 1
  - Output Compare Register x 2
- 8-Bit Reloadable Timer
  - External Event Counter Square Wave Generation
- Serial Communication Interface
- Memory Ready
- Halt
- Error-Detection (Address Trap, Op-Code Trap)
- Interrupts . . . 3 External, 7 Internal
- Up to 65k Bytes Address Space
- Low Power Dissipation Mode
  - Sleep Mode
  - Standby Mode
- Minimum Instruction Execution Time  $-0.5\mu\text{s}$  ( $f = 2.0 \text{ MHz}$ )
- Wide Range of Operation
  - $V_{CC} = 3 \sim 6\text{V}$  ( $f = 0.1 \sim 0.5 \text{ MHz}$ ).
  - $V_{CC} = 5\text{V} \pm 10\%$ 
    - $f = 0.1 \sim 1.0 \text{ MHz}$ ; HD6303X
    - $f = 0.1 \sim 1.5 \text{ MHz}$ ; HD63A03X
    - $f = 0.1 \sim 2.0 \text{ MHz}$ ; HD63B03X

HD6303XP, HD63A03XP,  
HD63B03XP




(DP-64S)

HD6303XF, HD63A03XF,  
HD63B03XF



(FP-80)

HD6303XCP, HD63A03XCP,  
HD63B03XCP





(CP-68)


■ PIN ARRANGEMENT (Top View)

● HD6303XP, HD63A03XP, HD63B03XF


● HD6303XF, HD63A03XF, HD63B03XF



● HD6303XCP, HD63A03XCP, HD63B03XCP



■ BLOCK DIAGRAM



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}$	-0.3 ~ $V_{CC}+0.3$	V
Operating Temperature	$T_{opr}$	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}$ ,  $V_{out}$ :  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

### ■ ELECTRICAL CHARACTERISTICS

#### ● DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ , $V_{SS} = 0V$ , $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES, STBY	$V_{IH}$	$V_{CC}-0.5$	—	$V_{CC}+0.3$	V	
	EXTAL		$V_{CC} \times 0.7$	—			
	Other Inputs		2.0	—			
Input "Low" Voltage	All Inputs	$V_{IL}$	-0.3	—	0.8	V	
Input Leakage Current	NMI, RES, STBY, MP <sub>0</sub> , MP <sub>1</sub> , Port 5	$ I_{in} $	$V_{in} = 0.5 \sim V_{CC}-0.5V$	—	—	1.0	$\mu A$
Three State (off-state) Leakage Current	A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , RD, WR, R/W, Port 2, Port 6	$ I_{TSI} $	$V_{in} = 0.5 \sim V_{CC}-0.5V$	—	—	1.0	$\mu A$
Output "High" Voltage	All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$	2.4	—	—	V
			$I_{OH} = -10\mu A$	$V_{CC}-0.7$	—	—	V
Output "Low" Voltage	All Outputs	$V_{OL}$	$I_{OL} = 1.6mA$	—	—	0.4	V
Darlington Drive Current	Ports 2, 6	$-I_{OH}$	$V_{out} = 1.5V$	1.0	—	10.0	mA
Input Capacitance	All Inputs	$C_{in}$	$V_{in} = 0V$ , $f = 1MHz$ , $T_a = 25^\circ C$	—	—	12.5	pF
Standby Current	Non Operation	$I_{STB}$		—	3.0	15.0	$\mu A$
Current Dissipation*	$I_{SLP}$	Sleeping ( $f = 1MHz^{**}$ )	—	1.5	3.0	mA	
		Sleeping ( $f = 1.5MHz^{**}$ )	—	2.3	4.5	mA	
		Sleeping ( $f = 2MHz^{**}$ )	—	3.0	6.0	mA	
	$I_{CC}$	Operating ( $f = 1MHz^{**}$ )	—	7.0	10.0	mA	
		Operating ( $f = 1.5MHz^{**}$ )	—	10.5	15.0	mA	
		Operating ( $f = 2MHz^{**}$ )	—	14.0	20.0	mA	
RAM Standby Voltage	$V_{RAM}$		2.0	—	—	V	

\*  $V_{IH} \text{ min} = V_{CC}-1.0V$ ,  $V_{IL} \text{ max} = 0.8V$ , All output terminals are at no load.

\*\* Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at x MHz operation are decided according to the following formula;

$$\begin{aligned} \text{typ. value (f = x MHz)} &= \text{typ. value (f = 1MHz)} \times x \\ \text{max. value (f = x MHz)} &= \text{max. value (f = 1MHz)} \times x \\ &\text{(both the sleeping and operating)} \end{aligned}$$

● AC CHARACTERISTICS (V<sub>CC</sub> = 5.0V±10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0 ~ +70°C, unless otherwise noted.)

**BUS TIMING**

Item	Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Cycle Time	t <sub>cyc</sub>	Fig. 1	1	—	10	0.666	—	10	0.5	—	10	μs	
Enable Rise Time	t <sub>Er</sub>		—	—	25	—	—	25	—	—	25	ns	
Enable Fall Time	t <sub>Ef</sub>		—	—	25	—	—	25	—	—	25	ns	
Enable Pulse Width "High" Level*	PW <sub>EH</sub>		450	—	—	300	—	—	220	—	—	ns	
Enable Pulse Width "Low" Level*	PW <sub>EL</sub>		450	—	—	300	—	—	220	—	—	ns	
Address, R/W Delay Time*	t <sub>AD</sub>		—	—	250	—	—	190	—	—	160	ns	
Data Delay Time	t <sub>DDW</sub>		Write	—	—	200	—	—	160	—	—	120	ns
Data Set-up Time			Read	80	—	—	70	—	—	70	—	—	ns
Address, R/W Hold Time*	t <sub>AH</sub>		80	—	—	50	—	—	35	—	—	ns	
Data Hold Time	t <sub>HW</sub>		Write*	80	—	—	50	—	—	40	—	—	ns
			Read	0	—	—	0	—	—	0	—	—	ns
RD, WR Pulse Width*	PW <sub>RW</sub>		450	—	—	300	—	—	220	—	—	ns	
RD, WR Delay Time	t <sub>RWD</sub>		—	—	40	—	—	40	—	—	40	ns	
RD, WR Hold Time	t <sub>HRW</sub>		—	—	30	—	—	30	—	—	25	ns	
LIR Delay Time	t <sub>DLR</sub>		—	—	200	—	—	160	—	—	120	ns	
LIR Hold Time	t <sub>HLR</sub>	10	—	—	10	—	—	10	—	—	ns		
MR Set-up Time*	t <sub>SMR</sub>	Fig. 2	400	—	—	280	—	—	230	—	—	ns	
MR Hold Time*	t <sub>HMR</sub>		—	—	90	—	—	40	—	—	0	ns	
E Clock Pulse Width at MR	PW <sub>EMR</sub>		—	—	9	—	—	9	—	—	9	μs	
Processor Control Set-up Time	t <sub>PCS</sub>	Fig. 3, 10, 11	200	—	—	200	—	—	200	—	—	ns	
Processor Control Rise Time	t <sub>PCr</sub>	Fig. 2, 3	—	—	100	—	—	100	—	—	100	ns	
Processor Control Fall Time	t <sub>PCf</sub>		—	—	100	—	—	100	—	—	100	ns	
BA Delay Time	t <sub>BA</sub>	Fig. 3	—	—	250	—	—	190	—	—	160	ns	
Oscillator Stabilization Time	t <sub>RC</sub>	Fig. 11	20	—	—	20	—	—	20	—	—	ms	
Reset Pulse Width	PW <sub>RST</sub>		3	—	—	3	—	—	3	—	—	t <sub>cyc</sub>	

\* These timings change in approximate proportion to t<sub>cyc</sub>. The figures in this characteristics represent those when t<sub>cyc</sub> is minimum (= in the highest speed operation).

**PERIPHERAL PORT TIMING**

Item	Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Peripheral Data Set-up Time	Ports 2, 5, 6	t <sub>PDSU</sub>	Fig. 5	200	—	—	200	—	—	200	—	—	ns
Peripheral Data Hold Time	Ports 2, 5, 6	t <sub>PDH</sub>	Fig. 5	200	—	—	200	—	—	200	—	—	ns
Delay Time (Enable Negative Transition to Peripheral Data Valid)	Ports 2, 6	t <sub>PWD</sub>	Fig. 6	—	—	300	—	—	300	—	—	300	ns

## TIMER, SCI TIMING

Item	Symbol	Test Condition	HD6303X			HD63A03X			HD63B03X			Unit
			min	typ	max	min	typ	max	min	typ	max	
Timer 1 Input Pulse Width	t <sub>PWT</sub>	Fig. 8	2.0	—	—	2.0	—	—	2.0	—	—	t <sub>eyc</sub>
Delay Time (Enable Positive Transition to Timer Output)	t <sub>TOD</sub>	Fig. 7	—	—	400	—	—	400	—	—	400	ns
SCI Input Clock Cycle	Async. Mode	Fig. 8	1.0	—	—	1.0	—	—	1.0	—	—	t <sub>cyC</sub>
	Clock Sync.	Fig. 4, 8	2.0	—	—	2.0	—	—	2.0	—	—	t <sub>cyC</sub>
SCI Transmit Data Delay Time (Clock Sync. Mode)	t <sub>TXD</sub>	Fig. 4	—	—	200	—	—	200	—	—	200	ns
SCI Receive Data Set-up Time (Clock Sync. Mode)	t <sub>SRX</sub>		290	—	—	290	—	—	290	—	—	ns
SCI Receive Data Hold Time (Clock Sync. Mode)	t <sub>HRX</sub>		100	—	—	100	—	—	100	—	—	ns
SCI Input Clock Pulse Width	t <sub>PWSCK</sub>	Fig. 8	0.4	—	0.6	0.4	—	0.6	0.4	—	0.6	t <sub>ScyC</sub>
Timer 2 Input Clock Cycle	t <sub>cyC</sub>		2.0	—	—	2.0	—	—	2.0	—	—	t <sub>cyC</sub>
Timer 2 Input Clock Pulse Width	t <sub>PWTCK</sub>		200	—	—	200	—	—	200	—	—	ns
Timer 1•2, SCI Input Clock Rise Time	t <sub>CKr</sub>		—	—	100	—	—	100	—	—	100	ns
Timer 1•2, SCI Input Clock Fall Time	t <sub>CKf</sub>		—	—	100	—	—	100	—	—	100	ns






Figure 1 Bus Timing




Figure 2 Memory Ready and E Clock Timing





Figure 3 HALT and BA Timing



\* 2.0V is high level when clock input.  
2.4V is high level when clock output.

Figure 4 SCI Clocked Synchronous Timing




Figure 5 Port Data Set-up and Hold Times (MPU Read)






Figure 6 Port Data Delay Times (MPU Write)



(a) Timer 1 Output Timing



(b) Timer 2 Output Timing

Figure 7 Timer Output Timing




Figure 8 Timer 1·2, SCI Input Clock Timing




Figure 9 Bus Timing Test Loads (TTL Load)




Figure 10 Interrupt Sequence




Figure 11 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

● Vcc, Vss

Vcc and Vss provide power to the MPU with 5V±10% supply. In the case of low speed operation (fmax = 500kHz), the MPU can operate with three through six volts. Two Vss pins should be tied to ground.

● XTAL, EXTAL

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

AT Cut Parallel Resonant Crystal Oscillator

Co = 7pF max  
Rs = 60Ω max




Figure 12 Crystal Interface

EXTAL pin can be driven by the external clock of 45 to 55% duty, and one fourth frequency of the external clock is produced in the LSI. The external clock frequency should be less than four times of the maximum operable frequency. When using the external clock, XTAL pin should be open. Fig. 12 shows an example of the crystal interface. The crystal and C1, C2 should be mounted as close as possible to XTAL

and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.

● STBY

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

● Reset (RES)

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of a port are not initialized during reset, so their contents are unknown in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

- (1) Latch the value of the mode program pins; MP0 and MP1.
- (2) Initialize each internal register (Refer to Table 3).
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ1, IRQ2 and IRQ3, this bit should be cleared in advance.
- (4) Put the contents (= start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

\*The MPU is usable to accept a reset input until the clock

becomes normal oscillation after power on (max. 20ms). During this transient time, the MPU and I/O pins are undefined. Please be aware of this for system designing.

● **Enable (E)**

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth that of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

● **Non-Maskable Interrupt ( $\overline{\text{NMI}}$ )**

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As well as the  $\overline{\text{IRQ}}$  mentioned below, the instruction being executed at  $\overline{\text{NMI}}$  signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

When starting the acknowledge to the  $\overline{\text{NMI}}$ , the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine.

(Note) After reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge

should be input to  $\overline{\text{NMI}}$  pin.

● **Interrupt Request ( $\overline{\text{IRQ}}_1, \overline{\text{IRQ}}_2$ )**

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete the current instruction before its request acknowledgement. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins,  $\overline{\text{IRQ}}_1$  and  $\overline{\text{IRQ}}_2$ , also as port pins  $P_{50}$  and  $P_{51}$ , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal ( $\overline{\text{IRQ}}_3$ ).  $\overline{\text{IRQ}}_3$  functions just the same as  $\overline{\text{IRQ}}_1$  or  $\overline{\text{IRQ}}_2$  except for its vector address. Fig. 13 shows the block diagram of the interrupt circuit.

Table 1 Interrupt Vector Memory Map

Priority	Vector		Interrupt
	MSB	LSB	
Highest ↑ ↓ Lowest	FFFE	FFFF	$\overline{\text{RES}}$
	FFEE	FFEF	TRAP
	FFFC	FFFD	$\overline{\text{NMI}}$
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	$\overline{\text{IRQ}}_1$
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
	FFEA	FFEB	$\overline{\text{IRQ}}_2$
	FFF0	FFF1	SIO (RDRF+ORFE+TDRE)




Figure 13 Interrupt Circuit Block Diagram

- **Mode Program ( $MP_0, MP_1$ )**

To operate MPU,  $MP_0$  pin should be connected to "High" level and  $MP_1$  should be connected to "Low" level (refer to Fig. 15).

- **Read/Write ( $R/\bar{W}$ )**

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

- **$\bar{RD}, \bar{WR}$**

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with  $\bar{RD}$  and  $\bar{WR}$  input pins. These pins can drive one TTL load and 30pF capacitance.

- **Load Instruction Register ( $\bar{LIR}$ )**

This signal shows the instruction opcode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

- **Memory Ready ( $MR; P_{52}$ )**

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. During this signal is in "High", the system clock operates in normal sequence. But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (see Fig. 2). Up to 9  $\mu$ s can be stretched.

During internal address space access or nonvalid memory

access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memories. As this signal is used also as  $P_{52}$ , an enable bit is provided at bit 2 of the RAM/port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

- **Halt ( $\bar{HALT}; P_{53}$ )**

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA ( $P_{74}$ ) "High" and also an address bus, data bus,  $\bar{RD}$ ,  $\bar{WR}$ ,  $R/\bar{W}$  high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled.

(Note) Please don't switch the  $\bar{HALT}$  signal to "Low" when the CPU executes the  $\bar{WAI}$  instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.

- **Bus Available ( $BA$ )**

This is an output control signal which is normally "Low" but "High" when the CPU accepts  $\bar{HALT}$  and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at  $\bar{WAI}$  execution, while the HD6303X doesn't make BA "High" under the same condition. But if the  $\bar{HALT}$  becomes "Low" when the CPU is in the interrupt wait state after having executed the  $\bar{WAI}$ , the CPU makes BA "High" and releases the buses. And when the  $\bar{HALT}$  becomes "High", the CPU returns to the interrupt wait state.

■ **PORT**

The HD6303X provides three I/O ports. Table 2 gives the address of ports and the data direction register and Fig. 14 the block diagrams of each port.

Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 2	\$0003	\$0001
Port 5	\$0015	—
Port 6	\$0017	\$0016

● **Port 2**

An 8-bit input/output port. The data direction register (DDR) of port 2 controls the I/O state. It provides two bits; bit 0 decides the I/O direction of P<sub>20</sub> and bit 1 the I/O direction of P<sub>21</sub> to P<sub>27</sub> ("0" for input, "1" for output).




Figure 14 Port Block Diagram

● **Port 5**

An 8-bit port for input only. The lower four bits are also usable as input pins for interrupt, MR and HALT.

● **Port 6**

An 8-bit I/O port. This port provides an 8-bit DDR corresponding to each bit and can specify input or output by the bit ("0" for input, "1" for output). This port can drive one TTL load and 30pF capacitance. A reset clears the DDR of port 6. In addition, it can produce 1mA current when V<sub>out</sub> = 1.5V to drive directly the base of Darlington transistors.

■ **BUS**

● **D<sub>0</sub>~D<sub>7</sub>**

These pins are data bus and can drive one TTL load and 90pF capacitance respectively.

● **A<sub>0</sub>~A<sub>15</sub>**


These pins are address bus and can drive one TTL load and 90pF capacitance respectively.

■ **RAM/PORT 5 CONTROL REGISTER**


The control register located at \$0014 controls on-chip

Port 2 is also used as an I/O pin for the timers and the SCI. When used as an I/O pin for the timers and the SCI, port 2 except P<sub>20</sub> automatically becomes an input or an output depending on their functions regardless of the data direction register's value.

Port 2 Data Direction Register




A reset clears the DDR of port 2 and configures port 2 as an input port. This port can drive one TTL and 30pF capacitance. In addition, it can produce 1mA current when V<sub>out</sub> = 1.5V to drive directly the base of Darlington transistors.



RAM and port 5.

RAM/Port 5 Control Register



Bit 0, Bit 1  $\overline{IRQ_1}$ ,  $\overline{IRQ_2}$  Enable Bit (IRQ<sub>1</sub>E, IRQ<sub>2</sub>E)

When using P<sub>50</sub> and P<sub>51</sub> as interrupt pins, write "1" in these bits. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits become "0" during reset.

Bit 2 Memory Ready Enable Bit (MRE)

When using P<sub>52</sub> as an input for Memory Ready signal, write "1" in this bit. When "0", the memory ready function is prohibited and P<sub>52</sub> can be used as I/O port. This bit becomes "1" during reset.

Bit 3 Halt Enable bit (HLTE)

When using P<sub>53</sub> as an input for Halt signal, write "1" in this

bit. When "0", the halt function is prohibited and P<sub>53</sub> can be used as I/O port. This bit becomes "1" during reset.

(Note) When using P<sub>52</sub> and P<sub>53</sub> as the input ports in mode 1 and 2, MRE and HLTE bit should be cleared just after the reset.

Notice that memory ready and halt function is enable till MRE and HLTE bit is cleared.

Bit 4, Bit 5 Not Used.

**Bit 6 RAM Enable (RAME)**

On-chip RAM can be disabled by this control bit. By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. This bit can be written "1" or "0" by software. When RAM is in disable condition (= logic "0"), on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.

**Bit 7 Standby Power Bit (STBY PWR)**

When V<sub>CC</sub> is not provided in standby mode, this bit is cleared. This is a flag for both read/write by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V<sub>CC</sub> voltage is provided during standby mode and the on-chip RAM data is valid.




Figure 15 Operation Mode

■ **MEMORY MAP**

The MPU can address up to 65k bytes. Fig. 16 gives memory map of HD6303X. 32 internal registers use addresses from "00" as shown in Table 3.

Table 3 Internal Register

Address	Registers	R/W***	Initialize at RESET
00	—	—	—
01	Port 2 Data Direction Register	W	\$FC
02*	—	—	—
03	Port 2	R/W	Undefined
04*	—	—	—
05	—	—	—
06*	—	—	—
07*	—	—	—
08	Timer Control/Status Register 1	R/W	\$00
09	Free Running Counter ("High")	R/W	\$00
0A	Free Running Counter ("Low")	R/W	\$00
0B	Output Compare Register 1 ("High")	R/W	\$FF
0C	Output Compare Register 1 ("Low")	R/W	\$FF
0D	Input Capture Register ("High")	R	\$00
0E	Input Capture Register ("Low")	R	\$00
0F	Timer Control/Status Register 2	R/W	\$10
10	Rate, Mode Control Register	R/W	\$00
11	Tx/Rx Control Status Register	R/W	\$20
12	Receive Data Register	R	\$00
13	Transmit Data Register	W	\$00
14	RAM/Port 5 Control Register	R/W	\$7C or \$FC
15	Port 5	R	—
16	Port 6 Data Direction Register	W	\$00

(continued)



Table 3 Internal Register

Address	Registers	R/W***	Initialize at RESET
17	Port 6	R/W	Undefined
18*	—	—	—
19	Output Compare Register 2 ("High")	R/W	\$FF
1A	Output Compare Register 2 ("Low")	R/W	\$FF
1B	Timer Control/Status Register 3	R/W	\$20
1C	Time Constant Register	W	\$FF
1D	Timer 2 Up Counter	R/W	\$00
1E	—	—	—
1F**	Test Register	—	—

\* External Address.  
 \*\* Test Register. Do not access to this register.  
 \*\*\* R : Read Only Register  
 W : Write Only Register  
 R/W : Read/Write Register




Figure 16 HD6303X Memory Map

■ **TIMER 1**

The HD6303X provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.


Timer 1 is configured as follows (refer to Fig. 18).

- Control/Status Register 1 (8 bit)
  - Control/Status Register 2 (7 bit)
  - Free Running Counter (16 bit)
  - Output Compare Register 1 (16 bit)
  - Output Compare Register 2 (16 bit)
  - Input Capture Register (16 bit)
- **Free-Running Counter (FRC) (\$0009 : 000A)**  
 The key timer element is a 16-bit free-running counter driven

and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared by reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only the lower byte data into lower 8 bit, but also the upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX etc.).



In the case of the CPU write (\$5AF3) to the FRC

Figure 17 Counter Write Timing

● **Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)**

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (Tout 1) and bit 5 (Tout 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the OCR or to the upper byte of the FRC. This is to begin the comparison after setting the 16-bit value valid in the register and to inhibit the compare function at this cycle, because the CPU writes the upper byte to the FRC, and at the next cycle the counter is set to \$FFF8.

\* For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX etc.) should be used.

● **Input Capture Register (ICR) (\$000D : 000E)**

The input capture register is a 16-bit read only register which stores the FRC's value when external input signal transition

generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detector, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by the external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

• **Timer Control/Status Register 1 (TCSR1) (\$0008)**


The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read only which indicate the following timer status.

Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).

Bit 6 A match has occurred between the FRC and the OCR 1 (OCF1).

Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are each bit descriptions.



Bit 0 OLVL1 Output Level 1

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1) is set to "1", OLVL1 will appear at bit 1 of port 2.

Bit 1 IEDG Input Edge

This bit determines which edge, rising or falling, of input signal of port 2, bit 0 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

IEDG=0, triggered on a falling edge ("High" to "Low")

IEDG=1, triggered on a rising edge ("Low" to "High")

Bit 2 ETOI Enable Timer Overflow Interrupt

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 3 EOCI1 Enable Output Compare Interrupt 1

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by OC11 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 EICI Enable Input Capture Interrupt

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 5 TOF Timer Overflow Flag

This read-only bit is set when the counter increments from \$FFFF by 1. Cleared when the counter's upper byte (\$0009) is ready by the CPU after the TCSR1 read.

Bit 6 OCF1 Output Compare Flag 1

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing

to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read.

Bit 7 ICF Input Capture Flag

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR following the TCSR1 or TCSR2 read.


• **Timer Control/Status Register 2 (TCSR2) (\$000F)**

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

Bit 5 A match has occurred between the FRC and the OCR2 (OCF2).

Bit 6 The same status flag as the OCF1 flag of the TCSR1, bit 6.

Bit 7 The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions.



Bit 0 OE1 Output Enable 1

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically.

Bit 1 OE2 Output Enable 2

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

Bit 2 OLVL2 Output Level 2

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2) is set to "1", OLVL2 will appear at port 2, bit 5.

Bit 3 EOCI2 Enable Output Compare Interrupt 2

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited.

Bit 4 Not Used

Bit 5 OCF2 Output Compare Flag 2

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2 read.

Bit 6 OCF1 Output Compare Flag 1

Bit 7 ICF Input Capture Flag

OCF1 and ICF addresses are partially decoded. The CPU read of the TCSR1/TCSR2 makes it possible to read OCF1 and ICF into bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset.

(Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.




Figure 18 Timer 1 Block Diagram

■ **TIMER 2**

In addition to the timer 1, the HD6303X provides an 8-bit reloadable timer, which is capable of counting the external event. This timer 2 contains a timer output, so the MPU can generate three independent waveforms (refer to Fig. 19).

The timer 2 is configured as follows:

- Control/Status Register 3 (7 bit)
- 8-bit Up Counter
- Time Constant Register (8 bit)

● **Timer 2 Up Counter (T2CNT) (\$001D)**

This is an 8-bit up counter which operates with the clock decided by CKS0 and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If a write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

● **Time Constant Register (TCONR) (\$001C)**

The time constant register is an 8-bit write only register. It is always compared with the counter.

When a match has occurred, counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value selected by TOS0 and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

● **Timer Control/Status Register 3 (TCSR3) (\$001B)**

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.

Timer Control/Status Register 3

7	6	5	4	3	2	1	0	
CMF	ECMI	—	TZE	TOS1	TOS0	CKS1	CKS0	\$001B




Figure 19 Timer 2 Block Diagram

- Bit 0 CKS0 Input Clock Select 0
- Bit 1 CKS1 Input Clock Select 1

Input clock to the counter is selected as shown in Table 4 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.

Table 4 Input Clock Select

CKS1	CKS0	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
1	0	E clock/128*
1	1	External clock

\* These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

- Bit 2 TOS0 Timer Output Select 0
- Bit 3 TOS1 Timer Output Select 1

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 5 will appear at port 2, bit 6 depending on these two bits. When both TOS0 and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 5 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

\* When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

- Bit 4 T2E Timer 2 Enable Bit

When this bit is cleared, a clock input to the up counter is prohibited and the up counter stops. When set to "1", a clock selected by CKS1 and CKS0 (Table 4) is input to the up counter.

(Note) P<sub>26</sub> outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

- Bit 5 Not Used
- Bit 6 ECMI Enable Counter Match Interrupt

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by CMI is enabled. When cleared, the interrupt is inhibited.

- Bit 7 CMF Counter Match Flag

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" by software write (unable to write "1" by software).

Each bit of the TCSR3 is cleared during reset.

## ■ SERIAL COMMUNICATION INTERFACE (SCI)

The HD6303X SCI contains two operation modes; one is an asynchronous mode by the NRZ format and the other is a clocked synchronous mode which transfers data synchronizing with the serial clock.

The SCI consists of the following registers as shown in Fig. 20 Block Diagram:

- Control/Status Register (TRCSR)
- Rate/Mode Control Register (RMCR)
- Receive Data Register (RDR)
- Receive Data Shift Register (RDSR)
- Transmit Data Register (TDR)
- Transmit Data Shift Register (TDSR)

The serial I/O hardware requires an initialization by software for operation. The procedure is usually as follows:

- 1) Write a desirable operation mode into each corresponding control bit of the RMCR.
- 2) Write a desirable operation mode into each corresponding control bit of the TRCSR.

When using bit 3 and 4 of port 2 for serial I/O only, there is no problem even if TE and RE bit are set. But when setting the baud rate and operation mode, TE and RE should be "0". When clearing TE and RE bit and setting them again, more than 1 bit cycle of the current baud rate is necessary. If set in less than 1 bit cycle, there may be a case that the internal transmit/receive initialization fails.

### ● Asynchronous Mode

An asynchronous mode contains the following two data formats:

- 1 Start Bit + 8 Bit Data + 1 Stop Bit
- 1 Start Bit + 9 Bit Data + 1 Stop Bit

In addition, if the 9th bit is set to "1" when making 9 bit data format, the format of

- 1 Start bit + 8 Bit Data + 2 Stop Bit

is also transferred.

Data transmission is enabled by setting TE bit of the TRCSR, then port 2, bit 4 will become a serial output independently of the corresponding DDR.

For data transmit, both the RMCR and TRCSR should be set under the desirable operating conditions. When TE bit is set during this process, 10 bit preamble will be sent in 8-bit data format and 11 bit in 9-bit data format. When the preamble is produced, the internal synchronization will become stable and the transmitter is ready to act.

The conditions at this stage are as follows.

- 1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.

- 2) If the TDR contains data (TDRE=0), data is sent to the transmit data shift register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 8-bit or 9-bit data (starts from bit 0) and a stop bit "1" are transmitted.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit shift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 be a serial input. The operation mode of data receive is decided by the contents of the TRCSR and RMCR. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set.

When a framing error occurs, receive data is transferred to the receive data register and the CPU can read error-generating data. This makes it possible to detect a line break.

If the stop bit is "1", data is transferred to the receive data register and an interrupt flag RDRF is set. If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate overrun generation.

When the CPU read the receive data register as a response to RDRF flag or ORFE flag after having read TRCS, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1 : CC0 = 10, the internal bit rate clock is provided at P<sub>22</sub> regardless of the values for TE or RE. Maximum clock rate is  $E \div 16$ .

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P<sub>22</sub> at sixteen times (16×) the desired bit rate, but not greater than E.

### ● Clocked Synchronous Mode

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303X SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P<sub>22</sub>, so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 21 gives a synchronous clock and a data format in the clocked synchronous mode.




Figure 20 Serial Communication Interface Block Diagram

Data transmit is realized by setting TE bit in the TRCSR. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected, data transmit is

performed under the TDRE flag "0" from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the transmit data shift register is "empty". More than 9th clock pulse of external are ignored.




Figure 21 Clocked Synchronous Mode Format

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR and the RMCR.

If the external clock input is selected, RE bit should be set when P22 is "High". Then 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared by reading the receive data register, the MPU starts


receiving the next data. So RDRF should be cleared with P22 "High"

When data receive is selected to the clock output, 8 synchronous clocks are output to the external by setting RE bit. So receive data should be input from external, synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed and output the synchronous clock to the external by clearing the RDRF bit.

• **Transmit/Receive Control Status Register (TRCSR) (\$0011)**

The TRCSR is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions as follows.

Transmit/Receive Control Status Register



Bit 0 WU Wake-up

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length (10 bits for 8-bit data, 11 for 9-bit). The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

Bit 1 TE Transmit Enable

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

Bit 2 TIE Transmit Interrupt Enable

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

Bit 3 RE Receive Enable

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

Bit 4 RIE Receive Interrupt Enable

When this bit is set, an internal interrupt, IRQ<sub>3</sub> is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

Bit 5 TDRE Transmit Data Register Empty

TDRE is set when the TDR is transferred to the transmit data shift register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is reset by reading the TRCSR and writing new transmit data to the transmit data register. TDRE is set to "1" during reset.

(Note) TDRE should be cleared in the transmittable state after the TE set.

Bit 6 ORFE Overrun Framing Error

ORFE is set by hardware when an overrun or a framing error is generated (during data receive only). An overrun error occurs when new receive data is ready to

be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared when reading the TRCSR, then the RDR, or during reset.

Bit 7 RDRF Receive Data Register Full

RDRF is set by hardware when the RDSR is transferred to the RDR. Cleared when reading the TRCSR, then the RDR, or during reset.

(Note) When a few bits are set between bit 5 to bit 7 in the TRCSR, a read of the TRCSR is sufficient for clearing those bits. It is not necessary to read the TRCSR everytime to clear each bit.


• Transmit Rate/Mode Control Register (RMCR)

The RMCR controls the following serial I/O:

- Baud Rate
- Data Format
- Clock Source
- Port 2, Bit 2 Function

In addition, if 9-bit data format is set in the asynchronous mode, the 9th bit is put in this register. All bits are readable and writable except bit 7 (read only). This register is set to \$00 during reset.

Transfer Rate/Mode Control Register



- Bit 0 SS0
  - Bit 1 SS1
  - Bit 5 SS2
- } Speed Select

These bits control the baud rate used for the SCI. Table 6 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 7 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the clock source of the SCI.

- Bit 2 CC0
  - Bit 3 CC1
  - Bit 4 CC2
- } Clock Control/Format Select\*

These bits control the data format and the clock source (refer to Table 8).

\* CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU sets port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

Table 6 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

SS2	SS1	SS0	XTAL	2.4576MHz	4.0MHz	4.9152MHz
			E	614.4kHz	1.0MHz	1.2288MHz
0	0	0	E ÷ 16	26 μs/38400Baud	16 μs/62500Baud	13 μs/76800Baud
0	0	1	E ÷ 128	208 μs/4800Baud	128 μs/7812.5Baud	104.2 μs/9600Baud
0	1	0	E ÷ 1024	1.67ms/600Baud	1.024ms/976.6Baud	833.3 μs/1200Baud
0	1	1	E ÷ 4096	6.67ms/150Baud	4.096ms/244.1Baud	3.333ms/300Baud
1	—	—	—	*	*	*

\* When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

$$\text{Baud Rate} = \frac{f}{32(N+1)} \quad \left( \begin{array}{l} f: \text{input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array} \right)$$

(2) Clocked Synchronous Mode \*

SS2	SS1	SS0	XTAL	4.0MHz	6.0MHz	8.0MHz
			E	1.0MHz	1.5MHz	2.0MHz
0	0	0	E ÷ 2	2 μs/bit	1.33 μs/bit	1 μs/bit
0	0	1	E ÷ 16	16 μs/bit	10.7 μs/bit	8 μs/bit
0	1	0	E ÷ 128	128 μs/bit	85.3 μs/bit	64 μs/bit
0	1	1	E ÷ 512	512 μs/bit	341 μs/bit	256 μs/bit
1	—	—	—	**	**	**

\* Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC ~ 1/2 system clock.

\*\* The bit rate is shown as follows with the TCONR as N.

$$\text{Bit Rate } (\mu\text{s/bit}) = \frac{4(N+1)}{f} \quad \left( \begin{array}{l} f: \text{input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array} \right)$$

Table 7 Baud Rate and Time Constant Register Example

Baud Rate (Baud)	XTAL	2.4576MHz	3.6864MHz	4.0MHz	4.9152MHz	8.0MHz
110		21'	32'	35'	43'	70'
150		127	191	207	255	51'
300		63	95	103	127	207
600		31	47	51	63	103
1200		15	23	25	31	51
2400		7	11	12	15	25
4800		3	5	—	7	12
9600		1	2	—	3	—
19200		0	—	—	1	—
38400		—	—	—	0	—

\* E/8 clock is input to the timer 2 up counter and E clock otherwise.



Table 8 SCI Format and Clock Source Control

CC2	CC1	CC0	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	When the TRCSR, RE bit is "1", bit 3 is used as a serial input.	
0	0	1	8-bit data	Asynchronous	Internal	Not Used**		
0	1	0	8-bit data	Asynchronous	Internal	Output*		
0	1	1	8-bit data	Asynchronous	External	Input		
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	When the TRCSR, TE bit is "1", bit 4 is used as a serial output.	
1	0	1	9-bit data	Asynchronous	Internal	Not Used**		
1	1	0	9-bit data	Asynchronous	Internal	Output*		
1	1	1	9-bit data	Asynchronous	External	Input		

\* Clock output regardless of the TRCSR, bit RE and TE.  
 \*\* Not used for the SCI.

**Bit 6 TD8 Transmit Data Bit 8**

When selecting 9-bit data format in the asynchronous mode, this bit is transmitted as the 9th data. In transmitting 9-bit data, write the 9th data into this bit then write data to the receive data register.

**Bit 7 RD8 Receive Data Bit 8**

When selecting 9-bit data format in the asynchronous mode, this bit stores the 9th bit data. In receiving 9-bit data, read this bit then the receive data register.

flag in the timer 1, timer 2 and SCI.

As for Timer 1 and Timer 2 status flag, if the set and reset condition occur simultaneously, the set condition is prior to the reset condition. But in case of SCI control status flag, the reset condition has priority. Especially as for OCF1 and OCF2 of Timer 1, the set signal is generated periodically whenever FRC matches OCR after the set, and which can cause the unclear of the flag. To clear surely, the method is necessary to avoid the occurrence of the set signal between TCSR Read and OCR write. For example, match the OCR value to FRC first, and next read TCSR, and then write OCR at once.

■ **TIMER, SCI STATUS FLAG**

Table 9 shows the set and reset conditions of each status

Table 9 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Reset Condition
Timer 1	ICF	FRC → ICR by edge input to P <sub>20</sub> .	1. Read the TCSR1 or TCSR2 then ICRH, when ICF=1 2. $\overline{RES}=0$
	OCF1	OCR1=FRC	1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1=1 2. $\overline{RES}=0$
	OCF2	OCR2=FRC	1. Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2=1 2. $\overline{RES}=0$
	TOF	FRC=\$FFFF+1 cycle	1. Read the TCSR1 then FRCH, when TOF=1 2. $\overline{RES}=0$
Timer 2	CMF	T2CNT=TCONR	1. Write "0" to CMF, when CMF=1 2. $\overline{RES}=0$
SCI	RDRF	Receive Shift Register → RDR	1. Read the TRCSR then RDR, when RDRF=1 2. $\overline{RES}=0$
	ORFE	1. Framing Error (Asynchronous Mode) Stop Bit = 0 2. Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF=1	1. Read the TRCSR then RDR, when ORFE=1 2. $\overline{RES}=0$
	TDRE	1. Asynchronous Mode TDR → Transmit Shift Register 2. Clocked Synchronous Mode Transmit Shift Register is "empty" 3. $\overline{RES}=0$	Read the TRCSR then write to the TDR, when TDRE=1 (Note) TDRE should be reset after the TE set.

(Note) 1. →; transfer  
 2. For example; "ICRH" means High byte of ICR.

■ **LOW POWER DISSIPATION MODE**

The HD6303X provides two low power dissipation modes; sleep and standby.

● **Sleep Mode**

The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI etc. continue their functions. The power dissipation of sleep-condition is one fifth that of operating condition.

The MPU returns from this mode by an interrupt,  $\overline{\text{RES}}$  or  $\overline{\text{STBY}}$ ; it goes to the reset state by RES and the standby mode by  $\overline{\text{STBY}}$ . When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.

This sleep mode is effective to reduce the power dissipation

for a system with no need of the HD6303X's consecutive operation.

● **Standby Mode**

The HD6303X stops all the clocks and goes to the reset state with  $\overline{\text{STBY}}$  "Low". In this mode, the power dissipation is reduced conspicuously. All pins except for the power supply, the  $\overline{\text{STBY}}$  and XTAL are detached from the MPU internally and go to the high impedance state.

In this mode the power is supplied to the HD6303X, so the contents of RAM is retained. The MPU returns from this mode during reset. The followings are typical usage of this mode.

Save the CPU information and SP contents on RAM by  $\overline{\text{NMI}}$ . Then disable the RAME bit of the RAM control register and set the  $\overline{\text{STBY}}$  PWR bit to go to the standby mode. If the  $\overline{\text{STBY}}$  PWR bit is still set at reset start, that indicates the power is supplied to the MPU and RAM contents are retained properly. So system can restore itself by returning their pre-standby informations to the SP and the CPU. Fig. 22 depicts the timing at each pin with this example.




Figure 22 Standby Mode Timing

■ **TRAP FUNCTION**

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the system-burst caused by noise or a program error.

● **Op Code Error**

When fetching an undefined op code, the CPU saves CPU registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

● **Address Error**

When an instruction fetch is made from internal register (\$0000~\$001F), the MPU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write.

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

■ **INSTRUCTION SET**

The HD6303X provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instruc-

tions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- CPU Programming Model (refer to Fig. 23)
- Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 10)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 11)
- Jump and Branch Instruction (refer to Table 12)
- Condition Code Register Manipulation (refer to Table 13)
- Op Code Map (refer to Table 14)

● **Programming Model**

Fig. 23 depicts the HD6303X programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.




Figure 23 CPU Programming Model

● **CPU Addressing Mode**

The HD6303X provides 7 addressing modes. The addressing mode is decided by an instruction type and code. Table 10 through 14 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4 MHz, the machine cycle time becomes microseconds directly.

**Accumulator (ACCX) Addressing**

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

**Immediate Addressing**

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

**Direct Addressing**

In this addressing mode, the second byte of an instruction shows the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configuring a system. This is a 2-byte instruction, while 3-byte with regard to AIM, OIM, EIM and TIM.

**Extended Addressing**

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3-byte instruction in the memory.

**Indexed Addressing**

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

**Implied Addressing**

An instruction itself specifies the address. That is, the instruction addresses a stack pointer, index register etc. This is a one-byte instruction.

**Relative Addressing**

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

(Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a) (b) don't accept the IRQ but (c) accepts it.

.	.	.
.	.	.
.	.	.
.	.	.
CLI	CLI	CLI
SEI	NOP	NOP
.	SEI	SEI
.	.	.
.	.	.
.	.	.
.	.	.
(a)	(b)	(c)

The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.

Table 10 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register								
		IMMED			DIRECT			INDEX			EXTEND				IMPLIED		5	4	3	2	1	0	
		OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	H	I	N	Z	V	C
Add	ADDA	88	2	2	98	3	2	AB	4	2	BB	4	3			A + M → A	↑	•	↑	↑	↑	↑	
	ADDB	CB	2	2	DB	3	2	EB	4	2	FB	4	3			B + M → B	↑	•	↑	↑	↑	↑	
Add Double	ADDD	C3	3	3	D3	4	2	E3	5	2	F3	5	3			A : B + M : M + 1 → A : B	•	•	↑	↑	↑	↑	
Add Accumulators	ABA													1B	1	1	A + B → A	↑	•	↑	↑	↑	↑
Add With Carry	ADCA	89	2	2	99	3	2	A9	4	2	B9	4	3			A + M + C → A	↑	•	↑	↑	↑	↑	
	ADCB	C9	2	2	D9	3	2	E9	4	2	F9	4	3			B + M + C → B	↑	•	↑	↑	↑	↑	
AND	ANDA	84	2	2	94	3	2	A4	4	2	B4	4	3			A · M → A	•	•	↑	↑	R	•	
	ANDB	C4	2	2	D4	3	2	E4	4	2	F4	4	3			B · M → B	•	•	↑	↑	R	•	
Bit Test	BIT A	85	2	2	95	3	2	A5	4	2	B5	4	3			A · M	•	•	↑	↑	R	•	
	BIT B	C5	2	2	D5	3	2	E5	4	2	F5	4	3			B · M	•	•	↑	↑	R	•	
Clear	CLR							6F	5	2	7F	5	3			00 → M	•	•	R	S	R	R	
	CLRA													4F	1	1	00 → A	•	•	R	S	R	R
	CLRB													5F	1	1	00 → B	•	•	R	S	R	R
Compare	CMPA	81	2	2	91	3	2	A1	4	2	B1	4	3			A - M	•	•	↑	↑	↑	↑	
	CMPB	C1	2	2	D1	3	2	E1	4	2	F1	4	3			B - M	•	•	↑	↑	↑	↑	
Compare Accumulators	CBA													11	1	1	A - B	•	•	↑	↑	↑	↑
Complement, 1's	COM							63	6	2	73	6	3			M → M	•	•	↑	↑	R	S	
	COMA													43	1	1	A → A	•	•	↑	↑	R	S
	COMB													53	1	1	B → B	•	•	↑	↑	R	S
Complement, 2's (Negate)	NEG							60	6	2	70	6	3			00 - M → M	•	•	↑	↑	⊕	⊕	
	NEGA													40	1	1	00 - A → A	•	•	↑	↑	⊕	⊕
	NEGB													50	1	1	00 - B → B	•	•	↑	↑	⊕	⊕
Decimal Adjust, A	DAA													19	2	1	Converts binary add of BCD characters into BCD format	•	•	↑	↑	⊕	
Decrement	DEC							6A	6	2	7A	6	3			M - 1 → M	•	•	↑	↑	⊕	•	
	DECA													4A	1	1	A - 1 → A	•	•	↑	↑	⊕	•
	DECB													5A	1	1	B - 1 → B	•	•	↑	↑	⊕	•
Exclusive OR	EORA	88	2	2	98	3	2	A8	4	2	B8	4	3			A ⊕ M → A	•	•	↑	↑	R	•	
	EORB	C8	2	2	D8	3	2	E8	4	2	F8	4	3			B ⊕ M → B	•	•	↑	↑	R	•	
Increment	INC							6C	6	2	7C	6	3			M + 1 → M	•	•	↑	↑	⊕	•	
	INCA													4C	1	1	A + 1 → A	•	•	↑	↑	⊕	•
	INCB													5C	1	1	B + 1 → B	•	•	↑	↑	⊕	•
Load Accumulator	LDA	86	2	2	96	3	2	A6	4	2	B6	4	3			M → A	•	•	↑	↑	R	•	
	LDAB	C6	2	2	D6	3	2	E6	4	2	F6	4	3			M → B	•	•	↑	↑	R	•	
Load Double Accumulator	LDD	CC	3	3	DC	4	2	EC	5	2	FC	5	3			M + 1 → B, M → A	•	•	↑	↑	R	•	
Multiply Unsigned	MUL													3D	7	1	A × B → A : B	•	•	•	•	•	⊕
OR, Inclusive	ORAA	8A	2	2	9A	3	2	AA	4	2	BA	4	3			A + M → A	•	•	↑	↑	R	•	
	ORAB	CA	2	2	DA	3	2	EA	4	2	FA	4	3			B + M → B	•	•	↑	↑	R	•	
Push Data	PSHA													36	4	1	A → Msp, SP - 1 → SP	•	•	•	•	•	•
	PSHB													37	4	1	B → Msp, SP - 1 → SP	•	•	•	•	•	•
Pull Data	PULA													32	3	1	SP + 1 → SP, Msp → A	•	•	•	•	•	•
	PULB													33	3	1	SP + 1 → SP, Msp → B	•	•	•	•	•	•
Rotate Left	ROL							69	6	2	79	6	3			M	•	•	↑	↑	⊕	↑	
	ROLA													49	1	1	A	•	•	↑	↑	⊕	↑
	ROLB													59	1	1	B	•	•	↑	↑	⊕	↑
Rotate Right	ROR							66	6	2	76	6	3			M	•	•	↑	↑	⊕	↑	
	RORA													46	1	1	A	•	•	↑	↑	⊕	↑
	RORB													56	1	1	B	•	•	↑	↑	⊕	↑

(Note) Condition Code Register will be explained in Note of Table 13.

(continued)

Table 10 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code Register									
		IMMED.		DIRECT		INDEX		EXTEND		IMPLIED		5	4		3	2	1	0						
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #								H	I	N	Z	V	C
Shift Left Arithmetic	ASL							68	6	2	78	6	3	M		•	•	↑	↑	Ⓢ	↑			
	ASLA												48	1	1	A		•	•	↑	↑	Ⓢ	↑	
	ASLB													58	1	1	B		•	•	↑	↑	Ⓢ	↑
Double Shift Left, Arithmetic	ASLD													05	1	1	C		•	•	↑	↑	Ⓢ	↑
Shift Right Arithmetic	ASR					67	6	2	77	6	3	M		•	•	↑	↑	Ⓢ	↑					
	ASRA												47	1	1	A		•	•	↑	↑	Ⓢ	↑	
	ASRB													57	1	1	B		•	•	↑	↑	Ⓢ	↑
Shift Right Logical	LSR					64	6	2	74	6	3	M		•	•	↑	↑	Ⓢ	↑					
	LSRA												44	1	1	A		•	•	↑	↑	Ⓢ	↑	
	LSRB													54	1	1	B		•	•	↑	↑	Ⓢ	↑
Double Shift Right Logical	LSRD													04	1	1	C		•	•	↑	↑	Ⓢ	↑
Store Accumulator	STAA				97	3	2	A7	4	2	B7	4	3		A → M	•	•	↑	↑	R	•			
	STAB				D7	3	2	E7	4	2	F7	4	3		B → M	•	•	↑	↑	R	•			
Store Double Accumulator	STD				DD	4	2	ED	5	2	FD	5	3		A → M B → M + 1	•	•	↑	↑	R	•			
Subtract	SUBA	80	2	2	90	3	2	A0	4	2	B0	4	3		A - M → A	•	•	↑	↑	↑	↑			
	SUBB	C0	2	2	D0	3	2	E0	4	2	F0	4	3		B - M → B	•	•	↑	↑	↑	↑			
Double Subtract	SUBD	83	3	3	93	4	2	A3	5	2	B3	5	3		A : B - M : M + 1 → A : B	•	•	↑	↑	↑	↑			
Subtract Accumulators	SBA													10	1	1		A - B → A	•	•	↑	↑	↑	↑
Subtract With Carry	SBCA	82	2	2	92	3	2	A2	4	2	B2	4	3		A - M - C → A	•	•	↑	↑	↑	↑			
	SBCB	C2	2	2	D2	3	2	E2	4	2	F2	4	3		B - M - C → B	•	•	↑	↑	↑	↑			
Transfer Accumulators	TAB													16	1	1		A → B	•	•	↑	↑	R	•
	TBA													17	1	1		B → A	•	•	↑	↑	R	•
Test Zero or Minus	TST							6D	4	2	7D	4	3		M - 00	•	•	↑	↑	R	R			
	TSTA													4D	1	1		A - 00	•	•	↑	↑	R	R
	TSTB													5D	1	1		B - 00	•	•	↑	↑	R	R
And Immediate	AIM				71	6	3	61	7	3		M - IMM → M	•	•	↑	↑	R	•						
OR Immediate	OIM				72	6	3	62	7	3		M + IMM → M	•	•	↑	↑	R	•						
EOR Immediate	EIM				75	6	3	65	7	3		M ⊕ IMM → M	•	•	↑	↑	R	•						
Test Immediate	TIM				7B	4	3	6B	5	3		M - IMM	•	•	↑	↑	R	•						

(Note) Condition Code Register will be explained in Note of Table 13.

• **Additional Instruction**

In addition to the HD6801 instruction set, the HD6303X prepares the following new instructions.

AIM . . . . . (M)·(IMM) → (M)

Executes “AND” operation to immediate data and the memory contents and stores its result in the memory.

OIM . . . . . (M) + (IMM) → (M)

Executes “OR” operation to immediate data and the memory contents and stores its result in the memory.

EIM . . . . . (M) ⊕ (IMM) → (M)

Executes “EOR” operation to immediate data and the memory contents and stores its result in the memory.

TIM . . . . . (M) · (IMM)

Executes “AND” operation to immediate data and changes the relative flag of the condition code register.

These area 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

XGD<sub>X</sub> . . . . . (ACCD) ↔ (IX)

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to “LOW POWER DIS-SIPATION MODE” for more details of the sleep mode.

Table 11 Index Register, Stack Manipulation Instructions

Pointer Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register										
		IMMED.		DIRECT		INDEX		EXTEND		IMPLIED			5	4	3	2	1	0					
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #		H	I	N	Z	V	C					
Compare Index Reg	CPX	8C	3 3	9C	4 2	AC	5 2	BC	5 3								X - M, M + 1	•	•	•	•	•	•
Decrement Index Reg	DEX										09	1 1					X - 1 → X	•	•	•	•	•	•
Decrement Stack Pntr	DES										34	1 1					SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX										08	1 1					X + 1 → X	•	•	•	•	•	•
Increment Stack Pntr	INS										31	1 1					SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	CE	3 3	DE	4 2	EE	5 2	FE	5 3								M → X <sub>H</sub> , (M + 1) → X <sub>L</sub>	•	•	•	•	•	•
Load Stack Pntr	LDS	BE	3 3	9E	4 2	AE	5 2	BE	5 3								M → SP <sub>H</sub> , (M + 1) → SP <sub>L</sub>	•	•	•	•	•	•
Store Index Reg	STX			DF	4 2	EF	5 2	FF	5 3								X <sub>H</sub> → M, X <sub>L</sub> → (M + 1)	•	•	•	•	•	•
Store Stack Pntr	STS			9F	4 2	AF	5 2	BF	5 3								SP <sub>H</sub> → M, SP <sub>L</sub> → (M + 1)	•	•	•	•	•	•
Index Reg → Stack Pntr	TXS										35	1 1					X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX										30	1 1					SP + 1 → X	•	•	•	•	•	•
Add	ABX										3A	1 1					B + X → X	•	•	•	•	•	•
Push Data	PSHX										3C	5 1					X <sub>L</sub> → M <sub>sp</sub> , SP - 1 → SP X <sub>H</sub> → M <sub>sp</sub> , SP - 1 → SP	•	•	•	•	•	•
Pull Data	PULX										38	4 1					SP + 1 → SP, M <sub>sp</sub> → X <sub>H</sub> SP + 1 → SP, M <sub>sp</sub> → X <sub>L</sub>	•	•	•	•	•	•
Exchange	XGD <sub>X</sub>										18	2 1					ACCD ← IX	•	•	•	•	•	•

(Note) Condition Code Register will be explained in Note of Table 13.

Table 12 Jump, Branch Instructions

Operations	Mnemonic	Addressing Modes												Branch Test	Condition Code Register									
		RELATIVE		DIRECT		INDEX		EXTEND		IMPLIED		5	4		3	2	1	0						
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #	H	I		N	Z	V	C						
Branch Always	BRA	20	3 2														None	•	•	•	•	•	•	
Branch Never	BRN	21	3 2														None	•	•	•	•	•	•	
Branch If Carry Clear	BCC	24	3 2														C = 0	•	•	•	•	•	•	
Branch If Carry Set	BCS	25	3 2														C = 1	•	•	•	•	•	•	
Branch If = Zero	BEQ	27	3 2														Z = 1	•	•	•	•	•	•	
Branch If > Zero	BGE	2C	3 2														$N \oplus V = 0$	•	•	•	•	•	•	
Branch If > Zero	BGT	2E	3 2														$Z + (N \oplus V) = 0$	•	•	•	•	•	•	
Branch If Higher	BHI	22	3 2														C + Z = 0	•	•	•	•	•	•	
Branch If < Zero	BLE	2F	3 2														$Z + (N \oplus V) = 1$	•	•	•	•	•	•	
Branch If Lower Or Same	BLS	23	3 2														C + Z = 1	•	•	•	•	•	•	
Branch If < Zero	BLT	2D	3 2														$N \oplus V = 1$	•	•	•	•	•	•	
Branch If Minus	BMI	2B	3 2														N = 1	•	•	•	•	•	•	
Branch If Not Equal Zero	BNE	26	3 2														Z = 0	•	•	•	•	•	•	
Branch If Overflow Clear	BVC	28	3 2														V = 0	•	•	•	•	•	•	
Branch If Overflow Set	BVS	29	3 2														V = 1	•	•	•	•	•	•	
Branch If Plus	BPL	2A	3 2														N = 0	•	•	•	•	•	•	
Branch To Subroutine	BSR	8D	5 2															•	•	•	•	•	•	
Jump	JMP					6E	3 2	7E	3 3									•	•	•	•	•	•	
Jump To Subroutine	JSR			9D	5 2	AD	5 2	BD	6 3									•	•	•	•	•	•	
No Operation	NOP																01 1 1	Advances Prog. Cntr. Only	•	•	•	•	•	•
Return From Interrupt	RTI																3B 10 1		•	•	•	•	•	•
Return From Subroutine	RTS																39 5 1		•	•	•	•	•	•
Software Interrupt	SWI																3F 12 1		•	S	•	•	•	•
Wait for Interrupt*	WAI																3E 9 1		•	Ⓣ	•	•	•	•
Sleep	SLP																1A 4 1		•	•	•	•	•	•

(Note) \* WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state. Condition Code Register will be explained in Note of Table 13.

Table 13 Condition Code Register Manipulation Instructions

Operations	Mnemonic	Addressing Modes			Boolean Operation	Condition Code Register														
		IMPLIED				5	4	3	2	1	0									
		OP	~	#		H	I	N	Z	V	C									
Clear Carry	CLC	0C	1	1	0 → C	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
Clear Interrupt Mask	CLI	0E	1	1	0 → I	•	R	•	•	•	•	•	•	•	•	•	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	•	•	•	R	•	•	•	•	•	•	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	•	•	•	•	•	•	•	•	•	S
Set Interrupt Mask	SEI	0F	1	1	1 → I	•	S	•	•	•	•	•	•	•	•	•	•	•	•	•
Set Overflow	SEV	0B	1	1	1 → V	•	•	•	•	•	•	•	•	•	S	•	•	•	•	•
Accumulator A → CCR	TAP	06	1	1	A → CCR	⑩						•	•	•	•	•	•	•	•	•
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles
- M<sub>SP</sub> Contents of memory location pointed to by Stack Pointer
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- + Boolean Inclusive OR
- ⊕ Boolean Exclusive OR
- M Complement of M
- Transfer into
- 0 Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3 to bit 4
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from/to bit 7
- R Reset Always
- S Set Always
- ↓ Set if true after test or clear
- Not Affected

(Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result ≠ 00000000?
- ③ (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
- ④ (Bit V) Test: Operand = 10000000 prior to execution?
- ⑤ (Bit V) Test: Operand = 01111111 prior to execution?
- ⑥ (Bit V) Test: Set equal to N⊕ C = 1 after the execution of instructions
- ⑦ (Bit N) Test: Result less than zero? (Bit 15=1)
- ⑧ (All Bit) Load Condition Code Register from Stack.
- ⑨ (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
- ⑩ (All Bit) Set according to the contents of Accumulator A.
- ⑪ (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 14 OP-Code Map

OP CODE									ACCA or SP				ACCB or X				
					ACC A	ACC B	IND	EXT DIR	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	0	/	SBA	BRA	TSX	/	/	NEG	/	/	/	/	SUB	/	/	/	0
0001	1	/	NOP	CBA	BRN	INS	/	AIM	/	/	/	/	CMP	/	/	/	1
0010	2	/	/	BHI	PULA	/	/	OIM	/	/	/	/	SBC	/	/	/	2
0011	3	/	/	BLS	PULB	/	COM	/	/	SUBD	/	/	/	ADDD	/	/	3
0100	4	/	LSRD	/	BCC	DES	/	LSR	/	/	/	/	AND	/	/	/	4
0101	5	/	ASLD	/	BCS	TXS	/	EIM	/	/	/	/	BIT	/	/	/	5
0110	6	/	TAP	TAB	BNE	PSHA	/	ROR	/	/	/	/	LDA	/	/	/	6
0111	7	/	TPA	TBA	BEQ	PSHB	/	ASR	/	STA	/	/	/	STA	/	/	7
1000	8	/	INX	XGDX	BVC	PULX	/	ASL	/	/	/	/	EOR	/	/	/	8
1001	9	/	DEX	DAA	BVS	RTS	/	ROL	/	/	/	/	ADC	/	/	/	9
1010	A	/	CLV	SLP	BPL	ABX	/	DEC	/	/	/	/	ORA	/	/	/	A
1011	B	/	SEV	ABA	BMI	RTI	/	TIM	/	/	/	/	ADD	/	/	/	B
1100	C	/	CLC	/	BGE	PSHX	/	INC	/	CPX	/	/	/	LDD	/	/	C
1101	D	/	SEC	/	BLT	MUL	/	TST	/	BSR	/	JSR	/	STD	/	/	D
1110	E	/	CLI	/	BGT	WAI	/	JMP	/	LDS	/	/	/	LDX	/	/	E
1111	F	/	SEI	/	BLE	SWI	/	CLR	/	STS	/	/	/	STX	/	/	F

\* UNDEFINED OP CODE

\* Only each instructions of AIM, OIM, EIM, TIM



■ CPU OPERATION  
● CPU Instruction Flow

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with  $\overline{\text{RES}}$  cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions change this operation, while NMI, IRQ<sub>1</sub>, IRQ<sub>2</sub>, IRQ<sub>3</sub>, HALT and  $\overline{\text{STBY}}$  control it. Fig. 24 gives the CPU mode transition and Fig. 25 the CPU system flow chart. Table 15 shows CPU operating states and port states.

● Operation at Each Instruction Cycle

Table 16 shows the operation at each instruction cycle. By the pipeline control of the HD6303X, MULT, PUL, DAA and XGD<sub>X</sub> instructions etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one ----- op code fetch to the next instruction op code.

Table 15 CPU Operation State and Port State

Port	Reset	STBY***	HALT	Sleep
A <sub>0</sub> ~ A <sub>7</sub>	H	T	T	H
Port 2	T	T	Keep	Keep
D <sub>0</sub> ~ D <sub>7</sub>	T	T	T	T
A <sub>8</sub> ~ A <sub>15</sub>	H	T	T	H
Port 5	T	T	T	T
Port 6	T	T	Keep	Keep
Control Signal	*	T	**	*

- H ; High, L ; Low, T ; High Impedance
- \*  $\overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{R/W}}, \overline{\text{LIR}} = \text{H}, \text{BA} = \text{L}$
- \*\*  $\overline{\text{RD}}, \overline{\text{WR}}, \overline{\text{R/W}} = \text{T}, \overline{\text{LIR}}, \text{BA} = \text{H}$
- \*\*\* E pin goes to high impedance state.





Figure 24 CPU Operation Mode Transition



(Note) 1. The program sequence will come to the RES start from any place of the flow during RES. When STBY=0, the sequence will go into the standby mode regardless of the CPU condition.  
 2. Refer to "FUNCTIONAL PIN DESCRIPTION" for more details of interrupts.

Figure 25 HD6303X System Flow Chart

Table 16 Cycle-by-Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus
<b>IMMEDIATE</b>								
ADC ADD	2	1	Op Code Address + 1	1	0	1	1	Operand Data
AND BIT		2	Op Code Address + 2	1	0	1	0	Next Op Code
CMP EOR								
LDA ORA								
SBC SUB								
ADDD CPX	3	1	Op Code Address + 1	1	0	1	1	Operand Data (MSB)
LDD LDS		2	Op Code Address + 2	1	0	1	1	Operand Data (LSB)
LDX SUBD		3	Op Code Address + 3	1	0	1	0	Next Op Code
<b>DIRECT</b>								
ADC ADD	3	1	Op Code Address + 1	1	0	1	1	Address of Operand (LSB)
AND BIT		2	Address of Operand	1	0	1	1	Operand Data
CMP EOR		3	Op Code Address + 2	1	0	1	0	Next Op Code
LDA ORA								
SBC SUB								
STA	3	1	Op Code Address + 1	1	0	1	1	Destination Address
		2	Destination Address	0	1	0	1	Accumulator Data
		3	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD CPX	4	1	Op Code Address + 1	1	0	1	1	Address of Operand (LSB)
LDD LDS		2	Address of Operand	1	0	1	1	Operand Data (MSB)
LDX SUBD		3	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
		4	Op Code Address + 2	1	0	1	0	Next Op Code
STD STS	4	1	Op Code Address + 1	1	0	1	1	Destination Address (LSB)
STX		2	Destination Address	0	1	0	1	Register Data (MSB)
		3	Destination Address + 1	0	1	0	1	Register Data (LSB)
		4	Op Code Address + 2	1	0	1	0	Next Op Code
JSR	5	1	Op Code Address + 1	1	0	1	1	Jump Address (LSB)
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM	4	1	Op Code Address + 1	1	0	1	1	Immediate Data
		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	Op Code Address + 3	1	0	1	0	Next Op Code
AIM EIM	6	1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM		2	Op Code Address + 2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	FFFF	1	1	1	1	Restart Address (LSB)
		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address + 3	1	0	1	0	Next Op Code

(Continued)

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>INDEXED</b>									
JMP		3	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC	ADD	4	1	Op Code Address + 1	1	0	1	1	Offset
AND	BIT		2	FFFF	1	1	1	1	Restart Address (LSB)
CMP	EOR		3	IX + Offset	1	0	1	1	Operand Data
LDA	ORA		4	Op Code Address + 2	1	0	1	0	Next Op Code
SBC	SUB								
STA		4	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	0	1	0	1	Accumulator Data
			4	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD		5	1	Op Code Address + 1	1	0	1	1	Offset
CPX	LDD		2	FFFF	1	1	1	1	Restart Address (LSB)
LDS	LDX		3	IX + Offset	1	0	1	1	Operand Data (MSB)
			4	IX + Offset + 1	1	0	1	1	Operand Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
STD	STS	5	1	Op Code Address + 1	1	0	1	1	Offset
STX			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	0	1	0	1	Register Data (MSB)
			4	IX + Offset + 1	0	1	0	1	Register Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
JSR		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	IX + Offset	1	0	1	0	First Subroutine Op Code
ASL	ASR	6	1	Op Code Address + 1	1	0	1	1	Offset
COM	DEC		2	FFFF	1	1	1	1	Restart Address (LSB)
INC	LSR		3	IX + Offset	1	0	1	1	Operand Data
NEG	ROL		4	FFFF	1	1	1	1	Restart Address (LSB)
			5	IX + Offset	0	1	0	1	New Operand Data
			6	Op Code Address + 2	1	0	1	0	Next Op Code
TIM		5	1	Op Code Address + 1	1	0	1	1	Immediate Data
			2	Op Code Address + 2	1	0	1	1	Offset
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX + Offset	1	0	1	1	Operand Data
			5	Op Code Address + 3	1	0	1	0	Next Op Code
CLR		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	1	0	1	1	Operand Data
			4	IX + Offset	0	1	0	1	00
			5	Op Code Address + 2	1	0	1	0	Next Op Code
AIM	EIM	7	1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM			2	Op Code Address + 2	1	0	1	1	Offset
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX + Offset	1	0	1	1	Operand Data
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	IX + Offset	0	1	0	1	New Operand Data
			7	Op Code Address + 3	1	0	1	0	Next Op Code

(Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>EXTEND</b>								
JMP	3	1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
		3	Jump Address	1	0	1	0	Next Op Code
ADC ADD TST AND BIT CMP EOR LDA ORA SBC SUB	4	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	Op Code Address+3	1	0	1	0	Next Op Code
STA	4	1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address+3	1	0	1	0	Next Op Code
ADD CPX LDD LDS LDX SUBD	5	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data (MSB)
		4	Address of Operand + 1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
STD STS STX	5	1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		3	Destination Address	0	1	0	1	Register Data (MSB)
		4	Destination Address + 1	0	1	0	1	Register Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
JSR	6	1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR COM DEC INC LSR NEG ROL ROR	6	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	FFFF	1	1	1	1	Restart Address (LSB)
		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address+3	1	0	1	0	Next Op Code
CLR	5	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	Address of Operand	0	1	0	1	00
		5	Op Code Address+3	1	0	1	0	Next Op Code

(Continued)


Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>IMPLIED</b>									
ABA	ABX	1	1	Op Code Address + 1	1	0	1	0	Next Op Code
ASL	ASLD								
ASR	CBA								
CLC	CLI								
CLR	CLV								
COM	DEC								
DES	DEX								
INC	INS								
INX	LSR								
LSRD	R0L								
ROR	NOP								
SBA	SEC								
SEI	SEV								
TAB	TAP								
TBA	TPA								
TST	TSX								
TXS									
DAA	XGDX	2	1 2	Op Code Address + 1 FFFF	1 1	0 1	1 1	0 1	Next Op Code Restart Address (LSB)
PULA	PULB	3	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Data from Stack
PSHA	PSHB	4	1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Accumulator Data
			4	Op Code Address + 1	1	0	1	0	Next Op Code
PULX		4	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Data from Stack (MSB)
			4	Stack Pointer + 2	1	0	1	1	Data from Stack (LSB)
PSHX		5	1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Index Register (LSB)
			4	Stack Pointer - 1	0	1	0	1	Index Register (MSB)
			5	Op Code Address + 1	1	0	1	0	Next Op Code
RTS		5	1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Return Address (MSB)
			4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)
			5	Return Address	1	0	1	0	First Op Code of Return Routine
MUL		7	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	FFFF	1	1	1	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	FFFF	1	1	1	1	Restart Address (LSB)
			7	FFFF	1	1	1	1	Restart Address (LSB)

(Continued)

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/ $\overline{W}$	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus	
<b>IMPLIED</b>										
WAI		9	1	Op Code Address + 1	1	0	1	1	Next Op Code	
			2	FFFF	1	1	1	1	Restart Address (LSB)	
			3	Stack Pointer	0	1	0	1	Return Address (LSB)	
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)	
			5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)	
			6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)	
			7	Stack Pointer - 4	0	1	0	1	Accumulator A	
			8	Stack Pointer - 5	0	1	0	1	Accumulator B	
			9	Stack Pointer - 6	0	1	0	1	Conditional Code Register	
RTI		10	1	Op Code Address + 1	1	0	1	1	Next Op Code	
			2	FFFF	1	1	1	1	Restart Address (LSB)	
			3	Stack Pointer + 1	1	0	1	1	Conditional Code Register	
			4	Stack Pointer + 2	1	0	1	1	Accumulator B	
			5	Stack Pointer + 3	1	0	1	1	Accumulator A	
			6	Stack Pointer + 4	1	0	1	1	Index Register (MSB)	
			7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)	
			8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)	
			9	Stack Pointer + 7	1	0	1	1	Return Address (LSB)	
			10	Return Address	1	0	1	0	First Op Code of Return Routine	
SWI		12	1	Op Code Address + 1	1	0	1	1	Next Op Code	
			2	FFFF	1	1	1	1	Restart Address (LSB)	
			3	Stack Pointer	0	1	0	1	Return Address (LSB)	
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)	
			5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)	
			6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)	
			7	Stack Pointer - 4	0	1	0	1	Accumulator A	
			8	Stack Pointer - 5	0	1	0	1	Accumulator B	
			9	Stack Pointer - 6	0	1	0	1	Conditional Code Register	
			10	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB)	
			11	Vector Address FFFB	1	0	1	1	Address of SWI Routine (LSB)	
			12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine	
SLP		4	Sleep	1	Op Code Address + 1	1	0	1	1	Next Op Code
				2	FFFF	1	1	1	1	Restart Address (LSB)
				3	FFFF	1	1	1	1	Restart Address (LSB)
				4	Op Code Address + 1	1	0	1	0	Next Op Code
<b>RELATIVE</b>										
BCC	BCS	3	1	Op Code Address + 1	1	0	1	1	Branch Offset	
BEQ	BGE		2	FFFF	1	1	1	1	Restart Address (LSB)	
BGT	BHI		3	Branch Address ..... Test = "1"   Op Code Address + 1 ..... Test = "0"	1	0	1	0	First Op Code of Branch Routine	
BLE	BLS				Next Op Code					
BLT	BMT									
BNE	BPL									
BRA	BRN									
BVC	BVS									
BSR		5	1	Op Code Address + 1	1	0	1	1	Offset	
			2	FFFF	1	1	1	1	Restart Address (LSB)	
			3	Stack Pointer	0	1	0	1	Return Address (LSB)	
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)	
			5	Branch Address	1	0	1	0	First Op Code of Subroutine	


**■ PRECAUTION TO THE BOARD DESIGN OF OSCILLATION CIRCUIT**

As shown in Fig. 26, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and  $C_L$  must be put as near the HD6303X as possible.



Do not use this kind of print board design.

Figure 26 Precaution to the board design of oscillation circuit



(Top View)

Figure 27 Example of Oscillation Circuits in Board Design


**■ RECEIVE MARGIN OF THE SCI**

Receive margin of the SCI contained in the HD6303X is shown in Table 17.

Note: SCI = Serial Communication Interface

Table 17

	Bit distortion tolerance ( $t-t_0$ ) / $t_0$	Character distortion tolerance ( $T-T_0$ ) / $T_0$
HD6303X	±43.7%	±4.37%





■ **POWER-ON RESET**

At power-on it is necessary to hold  $\overline{RES}$  "low" to reset the internal state of the device and to provide sufficient time for the oscillator to stabilize. Pay attention to the following.

\*Just after power-on, the MPU doesn't enter reset state until the oscillation starts. This is because the reset signal is input internally, with the clocked synchronization as shown below.




Fig. 28 Reset Circuit

Thus, just after power-on the LSI state (I/O port, mode condition etc.) is unstable until the oscillation starts. If it is necessary to inform the LSI state to the external devices during this period, it needs to be done by the external circuits.

■ **RESET SIGNAL AND MEMORY READY FUNCTION**

The reset signal is strobed to CPU synchronized with internal clock. Since internal clock is held to "High" level during memory-ready-state ( $\overline{MR}$  = "Low"), reset signal is not strobed to CPU.

Please  $\overline{MR}$  input ( $P_{52}$ ) should be "High" level during reset-state.


# HD6303Y, HD63A03Y, HD63B03Y CMOS MPU (Micro Processing Unit)

The HD6303Y is a CMOS 8-bit single-chip microprocessing unit which contains a CPU compatible with the CMOS 8-bit microcomputer HD6301V, 256 bytes of RAM, 24 parallel I/O pins, Serial Communication Interface (SCI) and two timers.

## ■ FEATURES


- Instruction Set Compatible with the HD6301V1
- 256 Bytes of RAM
- 24 Parallel I/O Pins
- Parallel Handshake Interface (Port 6)
- Darlington Transistor Drive (Port 2, 6)
- 16-Bit Programmable Timer
  - Input Capture Register × 1
  - Free Running Counter × 1
  - Output Compare Register × 2
- 8-Bit Reloadable Timer
  - External Event Counter
  - Square Wave Generation
- Serial Communication Interface (SCI)
  - Asynchronous Mode (8 Transmit Formats, Hardware Parity)
  - Clocked Synchronous Mode
- Memory Ready
  - 3 Kinds of Memory Ready
- Halt
- Error Detection
  - (Address Error, Op-code Error)
- Interrupt — External 3, Internal 7
- Maximum 65k Bytes Address Space
- Low Power Dissipation Mode
  - Sleep Mode
  - Standby Mode (Hardware Standby, Software Standby)
- Minimum Instruction Execution Time —  $0.5\mu\text{s}$  ( $f = 2\text{MHz}$ )
- Wide Range of Operation
  - $V_{CC} = 3 \text{ to } 5.5\text{V}$  ( $f = 0.1 \text{ to } 0.5\text{MHz}$ )
  - $V_{CC} = 5\text{V} \pm 10\%$ 
    - $f = 0.1 \text{ to } 1.0\text{MHz}$  : HD6303Y
    - $f = 0.1 \text{ to } 1.5\text{MHz}$  : HD63A03Y
    - $f = 0.1 \text{ to } 2.0\text{MHz}$  : HD63B03Y

HD6303YP, HD63A03YP,  
HD63B03YP



(DP-64S)


HD6303YF, HD63A03YF,  
HD63B03YF




(FP-64)

■ PIN ARRANGEMENT (Top View)


- HD6303YP, HD63A03YP, HD63B03YP



- HD6303YF, HD63A03YF, HD63B03YF



■ BLOCK DIAGRAM



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	$-0.3 \sim +7.0$	V
Input Voltage	$V_{in}$	$-0.3 \sim V_{CC} + 0.3$	V
Operating Temperature	$T_{opr}$	$0 \sim +70$	°C
Storage Temperature	$T_{stg}$	$-55 \sim +150$	°C

(NOTE) This product has protection circuits in input terminal from high static electricity voltage and high electric field. But be careful not to apply overvoltage more than maximum ratings to these high input impedance protection circuits. To assure the normal operation, we recommend  $V_{in}$ ,  $V_{out}$ :  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

### ■ ELECTRICAL CHARACTERISTICS

- DC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES, STBY	$V_{IH}$	$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V	
	EXTAL		$V_{CC} \times 0.7$	—			
	Other Inputs		2.0	—			
Input "Low" Voltage	All Inputs	$V_{IL}$	-0.3	—	0.8	V	
Input Leakage Current	NMI, RES, STBY, MP <sub>0</sub> , MP <sub>1</sub>	$ I_{in} $	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	—	—	1.0	$\mu A$
Three State Leakage Current	A <sub>0</sub> ~A <sub>15</sub> , D <sub>0</sub> ~D <sub>7</sub> , RD, WR, R/W, Ports 2, 5, 6	$ I_{TSI} $	$V_{in} = 0.5 \sim V_{CC} - 0.5V$	—	—	1.0	$\mu A$
Output "High" Voltage	All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$	2.4	—	—	V
			$I_{OH} = -10\mu A$	$V_{CC} - 0.7$	—	—	V
Output "Low" Voltage	All Outputs	$V_{OL}$	$I_{OL} = 1.6mA$	—	—	0.4	V
Darlington Drive Current	Ports 2, 6	$-I_{OH}$	$V_{out} = 1.5V$	1.0	—	10.0	mA
Input Capacitance	All Inputs	$C_{in}$	$V_{in} = 0V$ , $f = 1MHz$ , $T_a = 25^\circ C$	—	—	12.5	pF
Standby Current	Non Operation	$I_{STB}$		—	3.0	15.0	$\mu A$
Current Dissipation*	$I_{SLP}$		Sleeping ( $f = 1MHz^{**}$ )	—	1.5	3.0	mA
			Sleeping ( $f = 1.5MHz^{**}$ )	—	2.3	4.5	mA
			Sleeping ( $f = 2MHz^{**}$ )	—	3.0	6.0	mA
	$I_{CC}$		Operating ( $f = 1MHz^{**}$ )	—	7.0	10.0	mA
			Operating ( $f = 1.5MHz^{**}$ )	—	10.5	15.0	mA
			Operating ( $f = 2MHz^{**}$ )	—	14.0	20.0	mA
RAM Standby Voltage	$V_{RAM}$		2.0	—	—	V	

\*  $V_{IH} \text{ min} = V_{CC} - 1.0V$ ,  $V_{IL} \text{ max} = 0.8V$  (All output terminals are at no load.)

- \*\* Current Dissipation of the operating or sleeping condition is proportional to the operating frequency. So the typ. or max. values about Current Dissipations at X MHz operation are decided according to the following formula:  
 typ. value ( $f = X \text{ MHz}$ ) = typ. value ( $f = 1MHz$ )  $\times$  X  
 max. value ( $f = X \text{ MHz}$ ) = max. value ( $f = 1MHz$ )  $\times$  X  
 (both the sleeping and operating)

● AC CHARACTERISTICS ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

BUS TIMING

Item	Symbol	Test Condition	HD6303Y			HD63A03Y			HD63B03Y			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Cycle Time	$t_{cyc}$	Fig. 1	1	—	10	0.666	—	10	0.5	—	10	$\mu s$	
Enable Rise Time	$t_{Er}$		—	—	25	—	—	25	—	—	25	ns	
Enable Fall Time	$t_{Ef}$		—	—	25	—	—	25	—	—	25	ns	
Enable Pulse Width "High" Level*	$PW_{EH}$		450	—	—	300	—	—	220	—	—	ns	
Enable Pulse Width "Low" Level*	$PW_{EL}$		450	—	—	300	—	—	220	—	—	ns	
Address, R/W Delay Time*	$t_{AD}$		—	—	250	—	—	190	—	—	160	ns	
Data Delay Time	Write		$t_{DDW}$	—	—	200	—	—	160	—	—	120	ns
Data Set-up Time	Read		$t_{DSR}$	80	—	—	70	—	—	60	—	—	ns
Address, R/W Hold Time*	$t_{AH}$		80	—	—	50	—	—	40	—	—	ns	
Data Hold Time	Write*		$t_{HW}$	70	—	—	50	—	—	40	—	—	ns
	Read		$t_{HR}$	0	—	—	0	—	—	0	—	—	ns
RD, WR Pulse Width*	$PW_{RW}$		450	—	—	300	—	—	220	—	—	ns	
RD, WR Delay Time	$t_{RWD}$		—	—	40	—	—	40	—	—	40	ns	
RD, WR Hold Time	$t_{HRW}$		—	—	20	—	—	20	—	—	20	ns	
LIR Delay Time	$t_{DLR}$		—	—	200	—	—	160	—	—	120	ns	
LIR Hold Time	$t_{HLR}$		10	—	—	10	—	—	10	—	—	ns	
MR Set-up Time*	$t_{SMR}$	Fig. 2	400	—	—	280	—	—	230	—	—	ns	
MR Hold Time*	$t_{HMR}$		—	—	100	—	—	70	—	—	50	ns	
E Clock Pulse Width at MR	$PW_{EMR}$		—	—	9	—	—	9	—	—	9	$\mu s$	
Processor Control Set-up Time	$t_{PCS}$	Fig. 3, 13, 14	200	—	—	200	—	—	200	—	—	ns	
Processor Control Rise Time	$t_{PCr}$	Fig. 2, 3	—	—	100	—	—	100	—	—	100	ns	
Processor Control Fall Time	$t_{PCf}$		—	—	100	—	—	100	—	—	100	ns	
BA Delay Time	$t_{BA}$	Fig. 3	—	—	250	—	—	190	—	—	160	ns	
Oscillator Stabilization Time	$t_{RC}$	Fig. 14	20	—	—	20	—	—	20	—	—	ms	
Reset Pulse Width	$PW_{RST}$		3	—	—	3	—	—	3	—	—	$t_{cyc}$	

\* These timings change in approximate proportion to  $t_{cyc}$ . The figures in this characteristics represent those when  $t_{cyc}$  is minimum (= in the highest speed operation).

PERIPHERAL PORT TIMING

Item	Symbol	Test Condition	HD6303Y			HD63A03Y			HD63B03Y			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Peripheral Data Set Up Time	Port 2, 5, 6	$t_{PDSU}$	Fig. 5	200	—	—	200	—	—	200	—	—	ns
Peripheral Data Hold Time	Port 2, 5, 6	$t_{PDH}$		200	—	—	200	—	—	200	—	—	ns
Delay Time (From Enable Fall Edge to Peripheral Output)	Port 2, 5, 6	$t_{PWD}$	Fig. 6	—	—	300	—	—	300	—	—	300	ns
Input Strobe Pulse Width		$t_{PWIS}$	Fig. 10	200	—	—	200	—	—	200	—	—	ns
Input Data Hold Time	Port 6	$t_{IH}$		150	—	—	150	—	—	150	—	—	ns
Input Data Set-Up Time	Port 6	$t_{IS}$		100	—	—	100	—	—	100	—	—	ns
Output Strobe Delay Time		$t_{OSD1}$	Fig. 11	—	—	200	—	—	200	—	—	200	ns
		$t_{OSD2}$											

## TIMER, SCI TIMING

Item	Symbol	Test Condition	HD6303Y			HD63A03Y			HD63B03Y			Unit	
			min	typ	max	min	typ	max	min	typ	max		
Timer 1 Input Pulse Width	$t_{PWT}$	Fig. 9	2.0	—	—	2.0	—	—	2.0	—	—	$t_{cyc}$	
Delay Time (Enable Positive Transition to Timer Output)	$t_{TOD}$	Fig. 7, 8	—	—	400	—	—	400	—	—	400	ns	
SCI Input Clock Cycle	Async. Mode	$t_{Scyc}$	Fig. 9	1.0	—	—	1.0	—	—	1.0	—	—	$t_{cyc}$
	Clock Sync.		Fig. 4	2.0	—	—	2.0	—	—	2.0	—	—	$t_{cyc}$
SCI Transmit Data Delay Time (Clock Sync. Mode)	$t_{TXD}$	Fig. 4	—	—	220	—	—	220	—	—	220	ns	
SCI Receive Data Set-up Time (Clock Sync. Mode)	$t_{SRX}$		260	—	—	260	—	—	260	—	—	ns	
SCI Receive Data Hold Time (Clock Sync. Mode)	$t_{HRX}$		100	—	—	100	—	—	100	—	—	ns	
SCI Input Clock Pulse Width	$t_{PWCK}$	Fig. 9	0.4	—	0.6	0.4	—	0.6	0.4	—	0.6	$t_{Scyc}$	
Timer 2 Input Clock Cycle	$t_{cyc}$		2.0	—	—	2.0	—	—	2.0	—	—	$t_{cyc}$	
Timer 2 Input Clock Pulse Width	$t_{PWTCK}$		200	—	—	200	—	—	200	—	—	ns	
Timer 1·2, SCI Input Clock Rise Time	$t_{CKr}$		—	—	100	—	—	100	—	—	100	ns	
Timer 1·2, SCI Input Clock Fall Time	$t_{CKf}$		—	—	100	—	—	100	—	—	100	ns	




Figure 1 Bus Timing




Figure 2 Memory Ready and E Clock Timing






Figure 3  $\overline{\text{HALT}}$  and BA Timing




Figure 4 SCI Clocked Synchronous Timing




Figure 5 Port Data Set-up and Hold Times (MPU Read)




Figure 6 Port Data Delay Times (MPU Write)




Figure 7 Timer 1 Output Timing




Figure 8 Timer 2 Output Timing




Figure 9 Timer 1-2, SCI Input Clock Timing




Figure 10 Port 6 Input Latch Timing




Figure 11 Output Strobe Timing




Figure 12 Bus Timing Test Loads (TTL Load)




Figure 13 Interrupt Sequence




Figure 14 Reset Timing

■ FUNCTIONAL PIN DESCRIPTION

● **V<sub>CC</sub>, V<sub>SS</sub>**  
 V<sub>CC</sub> and V<sub>SS</sub> provide power to the MPU with 5V ± 10% supply. In the case of low speed operation (f<sub>max</sub> = 500kHz), the MPU can operate with 3 to 5.5 volts. Two V<sub>SS</sub> pins should be tied to ground.

● **XTAL, EXTAL**

These two pins interface with an AT-cut parallel resonant crystal. Divide-by-four circuit is on chip, so if 4MHz crystal oscillator is used, the system clock is 1MHz for example.

EXTAL pin can be driven by the external clock with 45% to 55% duty. The system clock which is one fourth frequency of the external clock is generated in the LSI. The external clock frequency should be less than four times of the maximum operating frequency. When using the external clock, XTAL pin should be open. Fig. 15 shows examples of connection circuit. The crystal and C<sub>L1</sub>, C<sub>L2</sub> should be mounted as close as possible to XTAL and EXTAL pins. Any line must not cross the line between the crystal oscillator and XTAL, EXTAL.




Figure 15 Connection Circuit

● **STBY**

This pin makes the MPU standby mode. In "Low" level, the oscillation stops and the internal clock is stabilized to make reset condition. To retain the contents of RAM at standby mode, "0" should be written into RAM enable bit (RAME). RAME is the bit 6 of the RAM/port 5 control register at \$0014. RAM is disabled by this operation and its contents is sustained.

Refer to "LOW POWER DISSIPATION MODE" for the standby mode.

● **Reset (RES)**

This pin resets the MPU from power OFF state and provides a startup procedure. During power-on, RES pin must be held "Low" level for at least 20ms.

The CPU registers (accumulator, index register, stack pointer, condition code register except for interrupt mask bit), RAM and the data register of ports are not initialized during reset, so their contents are undefined in this procedure.

To reset the MPU during operation, RES should be held "Low" for at least 3 system-clock cycles. At the 3rd cycle during "Low" level, all the address buses become "High". When RES remains "Low", the address buses keep "High". If RES becomes "High", the MPU starts the next operation.

- (1) Latch the value of the mode program pins; MP<sub>0</sub> and MP<sub>1</sub>.
- (2) Initialize each internal register (Refer to Table 4).
- (3) Set the interrupt mask bit. For the CPU to recognize the maskable interrupts IRQ<sub>1</sub>, IRQ<sub>2</sub> and IRQ<sub>3</sub>, this bit should be cleared in advance.
- (4) Put the contents (=start address) of the last two addresses (\$FFFE, \$FFFF) into the program counter and start the program from this address. (Refer to Table 1).

● **Enable (E)**

This pin provides a TTL-compatible system clock to external circuits. Its frequency is one fourth of the crystal oscillator or external clock. This pin can drive one TTL load and 90pF capacitance.

● **Non-Maskable Interrupt (NMI)**

When the falling edge of the input signal is detected at this pin, the CPU begins non-maskable interrupt sequence internally. As

well as the  $\overline{IRQ}$  mentioned below, the instruction being executed at  $\overline{NMI}$  signal detection will proceed to its completion. The interrupt mask bit of the condition code register doesn't affect non-maskable interrupt at all.

In response to an  $\overline{NMI}$  interrupt, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack. Upon completion of this sequence, a vector is fetched from \$FFFC and \$FFFD to transfer their contents into the program counter and branch to the non-maskable interrupt service routine.

(Note) At reset start, the stack pointer should be initialized on an appropriate memory area and then the falling edge be input to  $\overline{NMI}$  pin.

• **Interrupt Request ( $\overline{IRQ}_1$ ,  $\overline{IRQ}_2$ )**

These are level-sensitive pins which request an internal interrupt sequence to the CPU. At interrupt request, the CPU will complete

the current instruction before the acceptance of the request. Unless the interrupt mask in the condition code register is set, the CPU starts an interrupt sequence; if set, the interrupt request will be ignored. When the sequence starts, the contents of the program counter, index register, accumulators and condition code register will be saved onto the stack, then the CPU sets the interrupt mask bit and will not acknowledge the maskable request. During the last cycle, the CPU fetches vectors depicted in Table 1 and transfers their contents to the program counter and branches to the service routine.

The CPU uses the external interrupt pins ( $\overline{IRQ}_1$  and  $\overline{IRQ}_2$ ) also as port pins  $P_{60}$  and  $P_{61}$ , so it provides an enable bit to Bit 0 and 1 of the RAM port 5 control register at \$0014. Refer to "RAM/PORT 5 CONTROL REGISTER" for the details.

When one of the internal interrupts, ICI, OCI, TOI, CMI or SIO is generated, the CPU produces internal interrupt signal ( $\overline{IRQ}_3$ ).  $\overline{IRQ}_3$  functions just the same as  $\overline{IRQ}_1$  or  $\overline{IRQ}_2$  except for its vector address. Fig. 16 shows the block diagram of the interrupt circuit.




Figure 16 Interrupt Circuit Block Diagram

Table 1 Interrupt Vector Memory Map

Priority	Vector		Interrupt
	MSB	LSB	
Highest ↑ ↓ Lowest	FFFE	FFFF	RES
	FFEE	FFEF	TRAP
	FFFC	FFFD	NMI
	FFFA	FFFB	SWI (Software Interrupt)
	FFF8	FFF9	TRQ <sub>1</sub> , ISF (port 6 Input Strobe)
	FFF6	FFF7	ICI (Timer 1 Input Capture)
	FFF4	FFF5	OCI (Timer 1 Output Compare 1, 2)
	FFF2	FFF3	TOI (Timer 1 Overflow)
	FFEC	FFED	CMI (Timer 2 Counter Match)
	FFEA	FFEB	TRQ <sub>2</sub>
	FFF0	FFF1	SIO (RDRF+ ORFE+ TDRE+ PER)

• **Mode Program (MP<sub>0</sub>, MP<sub>1</sub>)**  
Set MP<sub>0</sub> "High" and MP<sub>1</sub> "Low".

• **Read/Write (R/W)**

This signal, usually be in read state ("High"), shows whether the CPU is in read ("High") or write ("Low") state to the peripheral or memory devices. This can drive one TTL load and 30pF capacitance.

• **RD, WR**

These signals show active low outputs when the CPU is reading/writing to the peripherals or memories. This enables the CPU easy to access the peripheral LSI with RD and WR input pins. These pins can drive one TTL load and 30pF capacitance.

• **Load Instruction Register (LIR)**

This signal shows the instruction opcode being on data bus (active low). This pin can drive one TTL load and 30pF capacitance.

• **Memory Ready (MR; P<sub>52</sub>)**

This is the input control signal which stretches the system clock's "High" period to access low-speed memories. HD6303Y can select three kinds of low-speed memory access method by RAM/Port 5 Control Register's MRE bit and AMRE bit. In the case that CPU accesses low-speed memories by the external MR signal (MRE="1", AMRE="0"), the system clock operates in normal sequence when this signal is in "High".

But this signal in "Low", the "High" period of the system clock will be stretched depending on its "Low" level duration in integral multiples of the cycle time. This allows the CPU to interface with low-speed memories (See Fig. 2). Up to 9μs can be stretched.

During internal address space access or nonvalid memory access, MR is prohibited internally to prevent decrease of operation speed. Even in the halt state, MR can also stretch "High" period of system clock to allow peripheral devices to access low-speed memo-

ries. Refer to "RAM/PORT 5 CONTROL REGISTER" for more details.

• **Halt (HALT; P<sub>53</sub>)**

This is an input control signal to stop instruction execution and to release buses. When this signal switches to "Low", the CPU stops to enter into the halt state after having executed the present instruction. When entering into the halt state, it makes BA "High" and also an address bus, data bus, RD, WR, R/W high impedance. When an interrupt is generated in the halt state, the CPU uses the interrupt handler after the halt is cancelled. When halted during the sleep state, the CPU keeps the sleep state, while BA is "High" and releases the buses. Then the CPU returns to the previous sleep state when the HALT signal becomes "High".

(Note) Please don't switch the HALT signal to "Low" when the CPU executes the WAI instruction and is in the interrupt wait state to avoid the trouble of the CPU's operation after the halt is cancelled.

• **Bus Available (BA)**

This is an output control signal which is normally "Low" but "High" when the CPU accepts HALT and releases the buses. The HD6800 and HD6802 make BA "High" and release the buses at WAI execution, while the HD6303Y doesn't make BA "High" under the same condition.

■ **PORT**

The HD6303Y provides three 8-bit I/O ports. Each port provides Data Direction Register (DDR) which controls the I/O state by the bit.

Table 2 Port and Data Direction Register Address

Port	Port Address	Data Direction Register
Port 2	\$0003	\$0001
Port 5	\$0015	\$0020
Port 6	\$0017	\$0016

• **Port 2**

An 8-bit I/O port. Port 2 DDR (P2DDR) controls the I/O state. This port provides DDR corresponding to each bit and can define input or output by the bit ("0" for input, "1" for output).


As Port 2 DDR is cleared during reset, it will be an input port.

Port 2 is also used as an I/O pin for timer 1, Timer 2 and the SCI. Pins for Timers and the SCI set or reset each DDR depending on their functions and become I/O pins. When port 2 functions as an I/O port after used as I/O pins of the timers or the SCI, the I/O direction of the pins remain as it is used as the I/O pin of timer and SCI.

Port 2 can drive one TTL load and 30pF capacitance. This port can produce 1mA when V<sub>out</sub>=1.5V to drive directly the base of Darlington transistor.

• **P<sub>20</sub> (Tin)**


P<sub>20</sub> is also used as an external input pin for the input-capture. This pin is an I/O port which is an input or output as defined by the Data Direction Register (P<sub>20</sub>DDR) ("0" for an input and "1" for an output). Then either a signal to or from P<sub>20</sub> ("to" for an output port, "from" for an input port) is always input to the Timer 1 input capture.



**P<sub>21</sub> (Tout 1), P<sub>24</sub> (Tx), P<sub>25</sub> (Tout 2), P<sub>26</sub> (Tout 3)**

These four pins can be also used as output pins for Timer 1, Timer 2 and a transmit output of the SCI. Timer 1, and the SCI


have a register which enables output. By setting these registers, they automatically will be output pins of timer or the SCI.



**P<sub>22</sub> (SCLK)**

P<sub>22</sub> is also used as a clock I/O pin for the SCI. It is selected as a clock input or output pin by the operating mode of the SCI. It is used


as an I/O port when the SCI has no clock input or output (as an output port if P<sub>22</sub> DDR=1, as an input port if P<sub>22</sub> DDR=0).



**P<sub>23</sub> (Rx), P<sub>27</sub> (TCLK)**

P<sub>23</sub> and P<sub>27</sub> are also used as received data input pins for the SCI and external clock input pins for Timer 2. The SCI and Timer 2 have registers which enable input. If the registers are set, the DDR (P<sub>23</sub> DDR, P<sub>27</sub> DDR) are cleared and P<sub>23</sub> and P<sub>27</sub> will be input pins for Rx and TCLK.

Since the SCI will be a clocked synchronous mode by an external clock-input during reset, the DDR of P<sub>22</sub> is cleared automatically and P<sub>22</sub> is an input port. Set the SCI to a mode where P<sub>22</sub> is not used (CC0 or CC1 of the RMC Register is "0" or "1" respectively) and write "1" to the P<sub>22</sub> DDR to make P<sub>22</sub> an output port.



MSB							LSB			PORT2 DDR (\$0001) (Write only, \$00 during reset.)
P <sub>27</sub> DDR	P <sub>26</sub> DDR	P <sub>25</sub> DDR	P <sub>24</sub> DDR	P <sub>23</sub> DDR	P <sub>22</sub> DDR	P <sub>21</sub> DDR	P <sub>20</sub> DDR			
P <sub>27</sub>	P <sub>26</sub>	P <sub>25</sub>	P <sub>24</sub>	P <sub>23</sub>	P <sub>22</sub>	P <sub>21</sub>	P <sub>20</sub>	PORT2 (\$0003) (R/W, not initialized during reset.)		

• **Port 5**

An 8-bit I/O port. The DDR of port 5 controls I/O state. Each bit of port 5 has a DDR which defines I/O state ("0" for input and "1" for output).

During reset, the DDR of port 5 is cleared and port 5 becomes an input port.


Port 5 is also usable as  $\overline{IRQ_1}$ ,  $\overline{IRQ_2}$ ,  $\overline{HALT}$ , MR and the strobed signal of port 6 for handshake ( $\overline{IS}$ ,  $\overline{OS}$ ). It is set to input or output automatically if it is used as these control signal pins (except  $P_{64}$ ,  $\overline{IS}$ ). Since the DDR of port 5, as is port 2, is set or reset by the control signal, I/O directions of the I/O ports are retained after the control signal is disabled. Port 5 can drive one TTL load and 90pF capacitance.

**$P_{50}$  ( $\overline{IRQ_1}$ ),  $P_{51}$  ( $\overline{IRQ_2}$ )**

$P_{50}$  and  $P_{51}$  are also usable as interrupt pins. The RAM/port 5 control registers of  $\overline{IRQ_1}$  and  $\overline{IRQ_2}$  have enable bits (IQ1E, IQ2E). When these bits are set to "1",  $P_{50}$  and  $P_{51}$  will automatically be interrupt input pins.

**$P_{52}$  (MR),  $P_{53}$  ( $\overline{HALT}$ )**

$P_{52}$  and  $P_{53}$  are also usable as MR and  $\overline{HALT}$  inputs. MR and  $\overline{HALT}$  have enable bits (MRE, HLTE) in the RAM/Port 5 Control Register as  $\overline{IRQ_1}$  and  $\overline{IRQ_2}$ . Since MRE is cleared during reset,  $P_{52}$  is usable as an I/O port, and HLTE is set during reset. The DDR of  $P_{53}$  will be automatically reset to be a  $\overline{HALT}$  input pin. HLTE of the RAM/Port 5 Control Register has to be cleared to use  $P_{53}$  as an I/O port.




\* Initializing value during reset:  
 IRQ1E = "0", IRQ2E = "0", MRE = "0", HLTE = "1"

**$P_{64}$  ( $\overline{IS}$ )**

$P_{64}$  is also usable as the input strobe ( $\overline{IS}$ ) for port 6 handshake interface. This pin, as is  $P_{20}$ , is always an I/O port. If  $P_{64}$  is used as an

output port (set the DDR of  $P_{64}$  to "1"), an output signal from  $P_{64}$  will be the input to  $\overline{IS}$ .






**P<sub>55</sub> ( $\overline{OS}$ )**


P<sub>55</sub> is also usable as the output strobe ( $\overline{OS}$ ) for port 6 handshake interface. It will be an I/O port during reset, and an  $\overline{OS}$  output pin

by setting the  $\overline{OS}$  enable register (OSE) of the port 6 Control Status Register (P6CSR).



**P<sub>56</sub>, P<sub>57</sub>**

P<sub>56</sub> and P<sub>57</sub> are I/O ports.



MSB							LSB	PORT5 DDR (\$0020) (Write only, \$00 during reset.)
P <sub>57</sub> DDR	P <sub>56</sub> DDR	P <sub>55</sub> DDR	P <sub>54</sub> DDR	P <sub>53</sub> DDR	P <sub>52</sub> DDR	P <sub>51</sub> DDR	P <sub>50</sub> DDR	


P <sub>57</sub>	P <sub>56</sub>	P <sub>55</sub>	P <sub>54</sub>	P <sub>53</sub>	P <sub>52</sub>	P <sub>51</sub>	P <sub>50</sub>	PORT5 (\$0015) (R/W, not initialized during reset.)
-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------	--

● **Port 6**

8-bit I/O port. Port 6 DDR controls I/O state. Each bit of port 6 has a DDR and designates input or output ("0" for input, "1" for output). During reset, Port 6 DDR is cleared and port 6 becomes an input port.

Port 6 controls parallel handshake interface besides functions as an I/O port. Therefore, it provides DDRs to control and IS LATCH to latch the input data.

Port 6 can drive one TTL load and 30pF capacitance. It can drive directly the base of Darlington transistor as port 2.



■ **BUS**

● **Address Bus (A<sub>0</sub> ~ A<sub>15</sub>)**

Address Bus (A<sub>0</sub> ~ A<sub>15</sub>) is used for addressing the memory and peripheral LSI.

This bus can interface with the bus of HMCS 6800 and drive one TTL load and 90pF capacitance.

● **Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)**

8-bit parallel data bus for data transmit between the memory or peripheral LSI. This bus can drive one TTL load and 90pF capacitance.

■ **RAM/PORT 5 CONTROL REGISTER**

The control register located at \$0014 controls on-chip RAM and port 5.

RAM/Port 5 Control Register (RP5CR)

7	6	5	4	3	2	1	0	
STBY PWR	RAME	STBY FLAG	AMR E	HLTE	MRE	IRQ <sub>2</sub> E	IRQ <sub>1</sub> E	\$0014

**Bit 0, Bit 1  $\overline{IRQ}_1$ ,  $\overline{IRQ}_2$  Enable Bit (IRQ<sub>1</sub>E, IRQ<sub>2</sub>E)**

When using P<sub>50</sub> and P<sub>51</sub> as interrupt pins, write "1" in these bits. When the bit is set to "1", the DDRs corresponding to P<sub>50</sub> and

P<sub>51</sub> are cleared and become  $\overline{IRQ}_1$  input pin and  $\overline{IRQ}_2$  input pin. When IRQ<sub>1</sub>E and IRQ<sub>2</sub>E are set, P<sub>50</sub> and P<sub>51</sub> cannot be used as an output ports. When "0", the CPU doesn't accept an external interrupt or a sleep cancellation by the external interrupt. These bits are cleared during reset.

**Bit 2 Memory Ready Enable Bit (MRE)**

When using P<sub>62</sub> as an input pin of the "memory ready" signal, write "1" in this bit. When set, P<sub>62</sub> DDR is automatically cleared and becomes the MR input pin. The bit is cleared during reset.

**Bit 3 Halt Enable Bit (HLTE)**

When using P<sub>63</sub> as an input pin of the  $\overline{HALT}$  signal, write "1" in this bit. When this bit is set, P<sub>63</sub> DDR is automatically cleared and becomes the Halt input pin. If the bit is "0", the Halt function is inhibited and P<sub>63</sub> is used as an I/O port. The bit is set to "1" during reset.

**Bit 4 Auto Memory Ready Enable Bit (AMRE)**

When the bit is set and the CPU accesses the external address, "memory ready" operates automatically and stretches the E clock's "High" duration for one system clock. When MRE bit of bit 2 is cleared and when the CPU accesses the external address space, the function operates. When MRE bit is set and then the CPU accesses the external address space with P<sub>62</sub>(MR) pin in "low", "memory ready" operates automatically. This bit is set to "1" during reset.

Table 3 "Memory Ready" Function

MRE	AMRE	Function
0	0	"Memory ready" inhibited.
0	1	When the CPU accesses the external address, "High" duration of E clock automatically becomes one-cycle longer. This state is retained during reset.
1	0	"Memory ready" operates by P <sub>52</sub> (MR) pin. The function is the same as that of the HD6301XO.
1	1	When the CPU accesses the external address space with the P <sub>52</sub> (MR) pin in "low", the "auto memory ready" operates. This function is effective if it has both "high-speed memory" and "slow memory" outside. Input CS signal of "slow memory" to MR pin.

**Bit 5 Standby Flag (STBY FLAG)**

By clearing this flag, HD6303Y gets into the standby mode by software. This flag is set to "1" during reset, so the standby mode is canceled with RES pin in "low". The RES pin should be in "low" until oscillation becomes stable (min. 20ms.). If the STBY pin is in "low", the standby mode can not be canceled with the RES pin in "low".

**Bit 6 RAM Enable (RAME)**


On-chip RAM can be disabled by this control bit. By resetting the MPU, "1" is set to this bit, and on-chip RAM is enabled. When

this bit is cleared (=logic "0") on-chip RAM is invalid and the CPU can read data from external memory. This bit should be "0" before getting into the standby mode to protect on-chip RAM data.


**Bit 7 Standby Power Bit (STBY PWR)**

When V<sub>CC</sub> is not provided in standby mode, this bit is cleared. This is a flag for read/write and can be read by software. If this bit is set before standby mode, and remains set even after returning from standby mode, V<sub>CC</sub> voltage is provided during standby mode and the on-chip RAM data is valid.

(a) MRE=0, AMRE=1



(b) MRE=1, AMRE=1



(c) MRE=1, AMRE=0 (HD6301XO Compatible Mode)




Figure 17 Memory Ready Timing

**Port 6 Control/Status Register**

This is the Control/Status Register for parallel handshake interface using Port 6. The functions are as follows;

- 1) Latches input data to Port 6 at the IS (P<sub>64</sub>) falling edge.
- 2) Outputs a strobe signal OS (P<sub>65</sub>) outward by reading or writing to port 6.
- 3) When IS FLAG is set at the IS falling edge, an interrupt occurs.

The following shows Port 6 Control/Status Register (P6CSR).

7	6	5	4	3	2	1	0	
IS* FLAG	IS IRQ <sub>1</sub> ENABLE	OSE	OSS	LATCH ENABLE	-	-	-	\$0021

\*Bit 7 is Read-Only bit

**Bit 0**  
**Bit 1** Not used.  
**Bit 2**

**Bit 3: Latch Enable**

This register controls the input latch for Port 6 (ISLATCH). When this bit is set to "1", the input data to port 6 will be latched inward at the  $\overline{IS}$  ( $P_{64}$ ) falling edge. An input latch will be canceled by reading Port 6, which enables to latch the next data. If cleared, the input latch remains canceled and this bit functions as a usual input port. This bit is cleared during reset.

**Bit 4: OSS Output Strobe Select**

This register initiates an output strobe ( $\overline{OS}$ ) from  $P_{55}$  by reading or writing to port 6. When cleared,  $\overline{OS}$  occurs by reading Port 6. When set,  $\overline{OS}$  occurs by writing to Port 6. This bit is cleared during reset.

**Bit 5: OSE Output Strobe Enable**

This register decides the enabling or disabling of the output

strobe. When cleared,  $P_{55}$  functions as an I/O port. When set,  $P_{55}$  functions as an  $\overline{OS}$  output pin. ( $P_{55}$  DDR is set by OSE.) This bit is cleared during reset.

**Bit 6: IS IRQ<sub>1</sub> Enable Input Strobe Interrupt Enable**

When set, an  $IRQ_1$  interrupt to the CPU occurs by setting IS FLAG of bit 7. When cleared, the interrupt does not occur. This bit is cleared during reset.

**Bit 7: IS Flag Input Strobe Flag**

This flag is set at the  $IS$  ( $P_{64}$ ) falling edge. This flag is for read-only. When set, the flag is cleared by reading or writing to Port 6 after reading the Port 6 Control Status Register. This bit is cleared during reset.

■ **MEMORY MAP**

The MPU can address up to 65k bytes. Memory map is shown in Fig. 20. 40 addresses (\$0000 ~ \$0027 except \$00, \$02, \$04, \$05, \$06, \$07, \$18) are the internal registers as shown in Table 4.




Figure 18 Input Strobe Interrupt block Diagram




Figure 19 HD6303Y Operating Function

Table 4 Internal Register


Address	Register	Abbreviation	R/W**	Initialized value during reset***
00*	Port 1 DDR (Data Direction Register)	P1DDR	W	\$FE
01	Port 2 DDR	P2DDR	W	\$00
02*	Port 1	PORT1	R/W	indefinite
03	Port 2	PORT2	R/W	indefinite
04*	Port 3 DDR	P3DDR	W	\$FE
05*	Port 4 DDR	P4DDR	W	\$00
06*	Port 3	PORT3	R/W	indefinite
07*	Port 4	PORT4	R/W	indefinite
08	Timer Control/Status Register 1	TCSR1	R/W	\$00
09	Free Running Counter (MSB)	FRCH	R/W	\$00
0A	Free Running Counter (LSB)	FRCL	R/W	\$00
0B	Output Compare Register 1 (MSB)	OCR1H	R/W	\$FF
0C	Output Compare Register 1 (LSB)	OCR1L	R/W	\$FF
0D	Input Capture Register (MSB)	ICRH	R	\$00
0E	Input Capture Register (LSB)	ICRL	R	\$00
0F	Timer Control/Status Register 2	TCSR2	R/W	\$10
10	Rate/Mode Control Register	RMCR	R/W	\$C0
11	Tx/Rx Control Status Register 1	TRCSR1	R/W	\$20
12	Receive Data Register	RDR	R	\$00
13	Transmit Data Register	TDR	W	indefinite
14	RAM/Port 5 Control Register	RP5CR	R/W	\$F8 or \$78
15	Port 5	PORT5	R/W	indefinite
16	Port 6 DDR	P6DDR	W	\$00
17	Port 6	PORT6	R/W	indefinite
18	Port 7	PORT7	R/W	indefinite
19	Output Compare Register 2 (MSB)	OCR2H	R/W	\$FF
1A	Output Compare Register 2 (LSB)	OCR2L	R/W	\$FF
1B	Timer Control/Status Register 3	TCSR3	R/W	\$20
1C	Time Constant Register	TCONR	W	\$FF
1D	Timer 2 Up Counter	T2CNT	R/W	\$00
1E	Tx/Rx Control Status Register 2	TRCSR2	R/W	\$28
1F****	Test Register*	TSTREG	—	—
20	PORT 5 DDR	P5DDR	W	\$00
21	PORT 6 Control/Status Register	P6CSR	R/W	\$07
22	—	—	—	—
23	—	—	—	—
24	—	—	—	—
25	—	—	—	—
26	—	—	—	—
27	—	—	—	—

\* External address.

\*\* R: Read-only register, W: Write-only register, R/W: Read/Write register.

\*\*\* When empty bit is in the register, it is set to "1".

\*\*\*\* Register for test. Don't access this register.



\*This mode does not include the addresses: \$00, \$02, \$04, \$05, \$06, \$07 or \$18 which can be used externally.

Figure 20 HD6303Y Memory Map

■ **TIMER 1**

The HD6303Y provides a 16-bit programmable timer which can simultaneously measure an input waveform and generate two independent output waveforms. The pulse widths of both input/output waveforms vary from microseconds to seconds.

Timer 1 is configured as follows (refer to Fig. 22).

- Control/Status Register 1 (8 bit)
- Control/Status Register 2 (7 bit)
- Free Running Counter (16 bit)
- Output Compare Register 1 (16 bit)
- Output Compare Register 2 (16 bit)
- Input Capture Register (16 bit)

● **Free-Running Counter (FRC)(\$0009:000A)**

The key timer element is a 16-bit free-running counter driven and incremented by system clock. The counter value is readable by software without affecting the counter. The counter is cleared during reset.

When writing to the upper byte (\$09), the CPU writes the preset value (\$FFF8) into the counter (address \$09, \$0A) regardless of the write data value. But when writing to the lower byte (\$0A) after the upper byte writing, the CPU writes not only lower byte data into lower 8 bit, but also upper byte data into higher 8 bit of the FRC.

The counter will be as follows when the CPU writes to it by double store instructions (STD, STX, etc.)




Figure 21 Counter Write Timing

● **Output Compare Register (OCR) (\$000B, \$000C; OCR1) (\$0019, \$001A; OCR2)**

The output compare register is a 16-bit read/write register which can control an output waveform. The data of OCR is always compared with the FRC.

When the data matches, output compare flag (OCF) in the timer control/status register (TCSR) is set. If an output enable bit (OE) in the TCSR2 is "1", an output level bit (OLVL) in the TCSR will be output to bit 1 (OCR 1) and bit 5 (OCR 2) of port 2. To control the output level again by the next compare, the value of OCR and OLVL should be changed. The OCR is set to \$FFFF at reset. The compare function is inhibited for a cycle just after a write to the upper byte of the OCR or FRC. This is to set the 16-bit value valid in the counter register for compare. In addition, it is because counter is to set \$FFF8 at the next cycle of the CPU's upper byte write to the FRC.

- For data write to the FRC or the OCR, 2-byte transfer instruction (such as STX, etc.) should be used.

● **Input Capture Register (ICR) (\$000D : 000E)**

The input capture register is a 16-bit read-only register which stores the FRC's value when external input signal transition generates an input capture pulse. Such transition is controlled by input edge bit (IEDG) in the TCSR1.

In order to input the external input signal to the edge detector, a bit of the DDR corresponding to bit 0 of port 2 should be cleared ("0"). When an input capture pulse occurs by external input signal transition at the next cycle of CPU's high-byte read of the ICR, the input capture pulse will be delayed by one cycle. In order to ensure the input capture operation, a CPU read of the ICR needs 2-byte transfer instruction. The input pulse width should be at least 2 system cycles. This register is cleared (\$0000) during reset.

● **Timer Control/Status Register 1 (TCSR1) (\$0008)**

The timer control/status register 1 is an 8-bit register. All bits are readable and the lower 5 bits are also writable. The upper 3 bits are read-only which indicate the following timer status.

- Bit 5 The counter value reached to \$0000 as a result of counting-up (TOF).
- Bit 6 A match has occurred between the FRC and the OCR 1 (OCF1).
- Bit 7 Defined transition of the timer input signal causes the counter to transfer its data to the ICR (ICF).

The followings are the each bit descriptions.

Timer Control/Status Register 1

7	6	5	4	3	2	1	0	
ICF	OCF1	TOF	EICI	EOCI1	ETOI	IEDG	OLVL1	\$0008

**Bit 0 OLVL1 Output Level 1**

OLVL1 is transferred to port 2, bit 1 when a match occurs between the counter and the OCR1. If bit 0 of the TCSR2 (OE1) is set to "1", OLVL1 will appear at bit 1 of port 2.

**Bit 1 IEDG Input Edge**

This bit determines which edge, rising or falling, of input signal of bit 0 of port 2 will trigger data transfer from the counter to the ICR. For this function, the DDR corresponding to port 2, bit 0 should be cleared beforehand.

- IEDG=0, triggered on a falling edge ("High" to "Low")
- IEDG=1, triggered on a rising edge ("Low" to "High")

**Bit 2 ETOI Enable Timer Overflow Interrupt**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by TOI interrupt is enabled. When cleared, the interrupt is inhibited.

**Bit 3 EOCI1 Enable Output Compare Interrupt 1**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by OC1 interrupt is enabled. When cleared, the interrupt is inhibited.

**Bit 4 EICI Enable Input Capture Interrupt**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by ICI interrupt is enabled. When cleared, the interrupt is inhibited.

**Bit 5 TOF Timer Overflow Flag**

This read-only bit is set when the counter increments from \$FFF by 1. Cleared when the counter's MSB byte (\$0009) is read by the CPU after the TCSR1 read at TOF=1.

**Bit 6 OCF1 Output Compare Flag 1**

This read-only bit is set when a match occurs between the OCR1 and the FRC. Cleared when writing to the OCR1 (\$000B or \$000C) after the TCSR1 or TCSR2 read at OCF=1.

**Bit 7 ICF Input Capture Flag**

This read-only bit is set when an input signal of port 2, bit 0 makes a transition as defined by IEDG and the FRC is transferred to the ICR. Cleared when reading the upper byte (\$000D) of the ICR after the TCSR1 or TCSR2 read at ICF=1.

• **Timer Control/Status Register 2 (TCSR2) (\$000F)**

The timer control/status register 2 is a 7-bit register. All bits are readable and the lower 4 bits are also writable. But the upper 3 bits are read-only which indicate the following timer status.

**Bit 5** A match has occurred between the FRC and the OCR2 (OCF2).

**Bit 6**

**Bit 7** The same status flag as the ICF flag of the TCSR1, bit 7. The followings are the each bit descriptions.

**Bit 0 OE1 Output Enable 1**

This bit enables the OLVL1 to appear at port 2, bit 1 when a match has occurred between the counter and the output compare register 1. When this bit is cleared, bit 1 of port 2 will be an I/O port. When set, it will be an output of OLVL1 automatically.

**Bit 1 OE2 Output Enable 2**

This bit enables the OLVL2 to appear at port 2, bit 5 when a match has occurred between the counter and the output compare register 2. When this bit is cleared, port 2, bit 5 will be an I/O port. When set, it will be an output of OLVL2 automatically.

**Bit 2 OLVL2 Output Level 2**

OLVL2 is transferred to port 2, bit 5 when a match has occurred between the counter and the OCR2. If bit 5 of the TCSR2 (OE2), is set to "1", OLVL2 will appear at port 2, bit 5.

**Bit 3 EOC12 Enable Output Compare Interrupt 2**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) by OC12 interrupt is enabled. When cleared, the interrupt is inhibited.

**Bit 4** Not used

**Bit 5 OCF2 Output Compare Flag 2**

This read-only bit is set when a match has occurred between the counter and the OCR2. Cleared when writing to the OCR2 (\$0019 or \$001A) after the TCSR2 read at OCF2=1.

**Bit 6 OCF1 Output Compare Flag 1**

**Bit 7 ICF Input Capture Flag**

OCF1 and ICF are dual addressed. If which register, TCSR1 or TCSR2, CPU reads, it can read OCF1 and ICF to bit 6 and bit 7.

Both the TCSR1 and TCSR2 will be cleared during reset.

(Note) If OE1 or OE2 is set to "1" before the first output compare match occurs after reset restart, bit 1 or bit 5 of port 2 will produce "0" respectively.





Figure 22 Timer 1 Block Diagram

■ **TIMER 2**

In addition to the timer 1, the HD6303Y provides an 8-bit reloadable timer, which is capable of counting the external event. The timer 2 contains a timer output, so the MPU can generate three independent waveforms. (Refer to Fig. 23.)

The timer 2 is configured as follows:

- Control/Status Register 3 (7 bits)
- 8-bit Up Counter
- Time Constant Register (8 bits)

● **Timer 2 Up Counter (T2CNT) (\$001D)**

This is an 8-bit up counter which operates with the clock decided by CKS0 and CKS1 of the TCSR3. The CPU can read the value of the counter without affecting the counter. In addition, any value can be written to the counter by software even during counting.

The counter is cleared when a match occurs between the counter and the TCONR or during reset.

If the write operation is made by software to the counter at the cycle of counter clear, it does not reset the counter but put the write data to the counter.

● **Time Constant Register (TCONR) (\$001C)**

The time constant register is an 8-bit write only register. The data of register is always compared with the counter.

When a match has occurred, the counter match flag (CMF) of the timer control status register 3 (TCSR3) is set and the value

selected by TOS0 and TOS1 of the TCSR3 will appear at port 2, bit 6. When CMF is set, the counter will be cleared simultaneously and then start counting from \$00. This enables regular interrupts and waveform outputs without any software support. The TCONR is set to "\$FF" during reset.

● **Timer Control/Status Register 3 (TCSR3) (\$001B)**

The timer control/status register 3 is a 7-bit register. All bits are readable and 6 bits except for CMF can be written.

The followings are each pin descriptions.

Timer Control/Status Register 3

7	6	5	4	3	2	1	0	
CMF	ECMI	-	T2E	TOS1	TOS0	CKS1	CKS0	\$001B

**Bit 0 CKS0 Input Clock Select 0**

**Bit 1 CKS1 Input Clock Select 1**

Input clock to the counter is selected as shown in Table 5 depending on these two bits. When an external clock is selected, bit 7 of port 2 will be a clock input automatically. Timer 2 detects the rising edge of the external clock and increments the counter. The external clock is countable up to half the frequency of the system clock.




Figure 23 Timer 2 Block Diagram



Table 5 Input Clock Select

CKS1	CKS0	Input Clock to the Counter
0	0	E clock
0	1	E clock/8*
1	0	E clock/128*
1	1	External clock

\* These clocks come from the FRC of the timer 1. If one of these clocks is selected as an input clock to the up counter, the CPU should not write to the FRC of the timer 1.

**Bit 2 TOS0 Timer Output Select 0**

**Bit 3 TOS1 Timer Output Select 1**

When a match occurs between the counter and the TCONR timer 2 outputs shown in Table 6 will appear at port 2, bit 6 depending on these two bits. When both TOS0 and TOS1 are "0", bit 6 of port 2 will be an I/O port.

Table 6 Timer 2 Output Select

TOS1	TOS0	Timer Output
0	0	Timer Output Inhibited
0	1	Toggle Output*
1	0	Output "0"
1	1	Output "1"

\* When a match occurs between the counter and the TCONR, timer 2 output level is reversed. This leads to production of a square wave with 50% duty to the external without any software support.

**Bit 4 T2E Timer 2 Enable Bit**

When this bit is cleared, a clock input to the up counter is inhibited and the up counter stops. When set to "1", a clock

selected by CKS1 and CKS0 (Table 5) is input to the up counter. (Note) P<sub>26</sub> outputs "0" when T2E bit cleared and timer 2 set in output enable condition by TOS1 or TOS0. It also outputs "0" when T2E bit set "1" and timer 2 set in output enable condition before the first counter match occurs.

**Bit 5 Not Used.**

**Bit 6 ECMI Enable Counter Match Interrupt**

When this bit is set, an internal interrupt (IRQ<sub>6</sub>) by CMI is enabled. When cleared, the interrupt is inhibited.

**Bit 7 CMF Counter Match Flag**

This read-only bit is set when a match occurs between the up counter and the TCONR. Cleared by writing "0" at CMF=1 by software (unable to write "1" by software). Each bit of the TCSR3 is cleared during reset.

**SERIAL COMMUNICATION INTERFACE (SCI)**

The Serial Communication Interface (SCI) in the HD6303Y contains the following two operating modes: asynchronous mode by the NRZ format, and clocked synchronous mode which transfers data synchronously with the clock. In the asynchronous mode, data length, parity bits and number of stop bits can be selected, and eight transfer formats are provided.

The SCI consists of the following registers as shown in Fig. 24 Block Diagram.

- Transmit/Receive Control Status Register 1 (TRCSR1)
- Rate/Mode Control Register (RMCR)
- Transmit/Receive Control Status Register 2 (TRCSR2)
- Receive Data Register (RDR)
- Receive Shift Register
- Transmit Data Register (TDR)
- Transmit Shift Register

To operate the SCI, initialize the RMCR and TRCSR2, after selecting the desirable operating mode and transfer format. Next, set the enable bit (TE or RE) of the TRCSR1. Operating mode and transfer format should be changed when the enable bit (TE, RE) is cleared. When setting the TE or RE again after changing the operating mode or transfer format, interval of more than a 1-bit cycle of the baud rate or bit rate is necessary. If a 1-bit cycle or more is not allowed, the SCI block may not be initialized.




Figure 24 SCI Block Diagram

• **Asynchronous Mode**

Asynchronous mode contains 8 transfer formats as shown in Fig. 25.

Data transmission is enabled by setting TE bit of the TRCSR1, then port 2, bit 4 will unconditionally become a serial output independently of the corresponding DDR.

To transmit data, set the desirable transmit format with RMCR and TRCSR2. When the TE bit is set, the data can be transmitted after transmitting the one frame of preamble ("1").

The conditions at this stage are as follows.

- 1) If the TDR is empty (TDRE=1), consecutive 1's are produced to indicate the idle state.
- 2) If the TDR contains data (TDRE=0), data is sent to the Transmit Shift Register and data transmit starts.

During data transmit, a start bit of "0" is transmitted first. Then 7-bit or 8-bit data (starts from bit 0) is transmitted. With PEN=1, the parity bit, even or odd, selected by EOP bit is added, lastly the stop bit (1 bit or 2 bis) is sent.

When the TDR is "empty", hardware sets TDRE flag bit. If the CPU doesn't respond to the flag in proper timing (the TDRE is in set condition till the next normal data transfer starts from the transmit data register to the transmit shift register), "1" is transferred instead of the start bit "0" and continues to be transferred till data is provided to the data register. While the TDRE is "1", "0" is not transferred.

Data receive is possible by setting RE bit. This makes port 2, bit 3 a serial input. The operation mode of data receive is decided by

the contents of the TRCSR2 and RMCR at first, and set RE bit of TRCSR1. The first "0" (space) synchronizes the receive bit flow. Each bit of the following data will be strobed in the middle. If a stop bit is not "1", a framing error assumed and ORFE is set.

When a framing error occurs, receive data is transferred to the Receive Data Register and the CPU can read the error-generating data. This makes it possible to detect a line break.

When PEN bit is set, the parity check is done. If the parity bit does not match the EOP bit, a parity error occurs and the PER bit is set, not the RDRF bit. Also, when the parity error occurs the receive data can be read just like in the case of the framing error.

The RDRF flag is set when the data is received without a framing error and a parity error.

If RDRF is still set when receiving the stop bit of the next data, ORFE is set to indicate the overrun generation. CPU can get the receive data by reading RDR. When 7 bit data format is selected, the 8th bit of RDR is "0".

When the CPU read the receive Data Register as a response to RDRF flag or ORFE flag after having read TRCSR, RDRF or ORFE is cleared.

(Note) Clock Source in Asynchronous Mode

If CC1:CC0=10, the internal bit rate clock is provided at P<sub>22</sub> regardless of the values for TE or RE. Maximum clock rate is E+16.

If both CC1 and CC0 are set, an external TTL compatible clock must be connected to P<sub>22</sub> at sixteen times (16×) the desired bit rate, but not greater than E.




Figure 25 Asynchronous Mode Transfer Format

• **Clocked Synchronous Mode**

In the clocked synchronous mode, data transmit is synchronized with the clock pulse. The HD6303Y SCI provides functionally independent transmitter and receiver which makes full duplex operation possible in the asynchronous mode. But in the clocked synchronous mode an SCI clock I/O pin is only P<sub>22</sub>, so the simultaneous receive and transmit operation is not available. In this mode, TE and RE should not be in set condition ("1") simultaneously. Fig. 26 gives a synchronous clock and a data format in the clocked synchronous mode.

1) Data transmit

Data transmit is realized by setting TE bit in the TRCSR1. Port 2, bit 4 becomes an output unconditionally independent of the value of the corresponding DDR.

Both the RMCR and TRCSR should be set in the desirable operating condition for data transmit.

When an external clock input is selected and the TDRE flag is "0", data transmit is performed from port 2, bit 4, synchronizing with 8 clock pulses input from external to port 2, bit 2.

Data is transmitted from bit 0 and the TDRE is set when the Transmit Shift Register (TSR) is "empty". More than 9th clock pulse of external are ignored.

When data transmit is selected to the clock output, the MPU produces transmit data and synchronous clock at TDRE flag clear.

2) Data receive

Data receive is enabled by setting RE bit. Port 2, bit 3 will be a serial input. The operating mode of data receive is decided by the TRCSR1 and the RMCR.

If the external clock input is selected, 8 external clock pulses and the synchronized receive data are input to port 2, bit 2 and bit 3 respectively. The MPU put receive data into the receive data shift register by this clock and set the RDRF flag at the termination of 8 bit

data receive. More than 9th clock pulse of external input are ignored. When RDRF is cleared, the MPU starts receiving the next data instantly. So, RDRF should be cleared with P<sub>22</sub> "High".

When data receive is selected with the clock output, 8 synchronous clocks are output to the external by setting RE bit. So re-

ceive data should be input from external synchronously with this clock. When the first byte data is received, the RDRF flag is set. After the second byte, receive operation is performed by sending the synchronous clock to the external after clearing the RDRF bit.




Figure 26 Clocked Synchronous Mode Format

**• Transmit/Receive Control Status Register (TRCSR1) (\$0011)**

The TRCSR1 is composed of 8 bits which are all readable. Bits 0 to 4 are also writable. This register is initialized to \$20 during reset. Each bit functions are as follows.

Transmit/Receive Control Status Register

7	6	5	4	3	2	1	0	
RDRF	ORFE	TDRE	RIE	RE	TIE	TE	WU	\$0011

**Bit 0 WU Wake-up**

In a typical multi-processor configuration, the software protocol provides the destination address at the first byte of the message. In order to make uninterested MPU ignore the remaining message, a wake-up function is available. By this, uninterested MPU can inhibit all further receive processing till the next message starts.

Then wake-up function is triggered by consecutive 1's with 1 frame length. The software protocol should provide the idle time between messages.

By setting this bit, the MPU stops data receive till the next message. The receive of consecutive "1" with one frame length wakes up and clears this bit by hardware and then the MPU restarts receive operation. However, the RE flag should be already set before setting this bit. In the clocked synchronous mode WU is not available, so this bit should not be set.

**Bit 1 TE Transmit Enable**

When this bit is set, transmit data will appear at port 2, bit 4 after one frame preamble in asynchronous mode, while in clocked synchronous mode it appears immediately. This is executed regardless of the value of the corresponding DDR. When TE is cleared, the serial I/O doesn't affect port 2, bit 4.

**Bit 2 TIE Transmit Interrupt Enable**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) is enabled when TDRE (bit 5) is set. When cleared, the interrupt is inhibited.

**Bit 3 RE Receive Enable**

When set, a signal is input to the receiver from port 2, bit 3 regardless of the value of the DDR. When RE is cleared, the serial I/O doesn't affect port 2, bit 3.

**Bit 4 RIE Receive Interrupt Enable**

When this bit is set, an internal interrupt (IRQ<sub>3</sub>) is enabled when RDRF (bit 7) or ORFE (bit 6) is set. When cleared, the interrupt is inhibited.

**Bit 5 TDRE Transmit Data Register Empty**

TDRE is set by hardware when the TDR is transferred to the Transmit Shift Register in the asynchronous mode, while in clocked synchronous mode when the TDSR is "empty". This bit is cleared by reading the TRCSR1 or TRCSR2 and writing new transmit data to the TDR when TDRE=1 TDRE is set to "1" during reset.

**Bit 6 ORFE Overrun Framing Error**

ORFE is set by hardware when an overrun or a framing error is generated (during data-receive only). An overrun error occurs when new receive data is ready to be transferred to the RDR during RDRF still being set. A framing error occurs when a stop bit is "0". But in clocked synchronous mode, this bit is not affected. This bit is cleared by reading the TRCSR1 or TRCSR2, and the RDR, when RDRF=1. ORFE is cleared during reset.

**Bit 7 RDRF Receive Data Register Full**

RDRF is set by hardware when data is received normally and transferred from the Receive Shift Register (RSR) to the RDR. This bit is cleared by reading TRCSR1 or TRCSR2, and the RDR, when RDRF=1. This bit is cleared during reset.

**• Transmit Rate/Mode Control Register (RMCR)**

The RMCR controls the following serial I/O:

- Baud Rate
- Clock source
- Operation Mode
- Data Format
- Port 2, Bit 2 Function

All bits are readable/writable. Bit 0 to 5 of the RMCR are cleared during reset.

Transfer Rate/Mode Control Register

7	6	5	4	3	2	1	0	
-	-	SS2	CC2	CC1	CC0	SS1	SS0	\$0010

**Bit 0 SS0**

**Bit 1 SS1** Speed Select

**Bit 5 SS2**

These bits control the baud rate used for the SCI. Table 7 lists the available baud rates. The timer 1 FRC (SS2=0) and the timer 2 up counter (SS2=1) provide the internal clock to the SCI. When selecting the timer 2 as a baud rate clock source, it functions as a baud rate generator. The timer 2 generates the baud rate listed in Table 8 depending on the value of the TCONR.

(Note) When operating the SCI with internal clock, do not perform write operation to the timer/counter which is the

Table 7 SCI Bit Times and Transfer Rates

(1) Asynchronous Mode

SS2	SS1	SS0	XTAL	2.4576MHz	4.0MHz	4.9152MHz
			E	614.4kHz	1.0MHz	1.2288MHz
0	0	0	E ÷ 16	26.µs/38400Baud	16µs/62500Baud	13µs/76800Baud
0	0	1	E ÷ 128	208µs/4800Baud	128µs/7812.5Baud	104.2µs/9600Baud
0	1	0	E ÷ 1024	1.67ms/600Baud	1.024ms/976.6Baud	833.3µs/1200Baud
0	1	1	E ÷ 4096	6.67ms/150Baud	4.096ms/244.1Baud	3.333ms/300Baud
1	—	—	—	*	*	*

\* When SS2 is "1", Timer 2 provides SCI clocks. The baud rate is shown as follows with the TCONR as N.

$$\text{Baud Rate} = \frac{f}{32(N+1)} \quad \left( \begin{array}{l} f: \text{input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array} \right)$$

(2) Clocked Synchronous Mode \*

SS2	SS1	SS0	XTAL	4.0MHz	6.0MHz	8.0MHz
			E	1.0MHz	1.5MHz	2.0MHz
0	0	0	E ÷ 2	2µs/bit	1.33µs/bit	1µs/bit
0	0	1	E ÷ 16	16µs/bit	10.7µs/bit	8µs/bit
0	1	0	E ÷ 128	128µs/bit	85.3µs/bit	64µs/bit
0	1	1	E ÷ 512	512µs/bit	341µs/bit	256µs/bit
1	—	—	—	**	**	**

\* Bit rates in the case of internal clock operation. In the case of external clock operation, the external clock is operatable up to DC ~ 1/2 system clock.

\*\* The bit rate is shown as follows with the TCONR as N.

$$\text{Bit Rate } (\mu\text{s/bit}) = \frac{4(N+1)}{f} \quad \left( \begin{array}{l} f: \text{input clock frequency to the} \\ \text{timer 2 counter} \\ N = 0 \sim 255 \end{array} \right)$$

Table 8 Baud Rate and Time Constant Register Example

Baud Rate (Baud)	XTAL	2.4576MHz	3.6864MHz	4.0MHz	4.9152MHz	8.0MHz
110		21*	32*	35*	43*	70*
150		127	191	207	255	51*
300		63	95	103	127	207
600		31	47	51	63	103
1200		15	23	25	31	51
2400		7	11	12	15	25
4800		3	5	—	7	12
9600		1	2	—	3	—
19200		0	—	—	1	—
38400		—	—	—	0	—

\* E/8 clock is input to the timer 2 up counter and E clock otherwise.

clock source of the SCI.

- Bit 2 CC0**
- Bit 3 CC1** Clock Control/Format Select\*
- Bit 4 CC2**

These bits control the data format and the clock source (refer to Table 9).

- \* CC0, CC1 and CC2 are cleared during reset and the MPU goes to the clocked synchronous mode of the external clock operation. Then the MPU automatically set port 2, bit 2 into the clock input state. When using port 2, bit 2 as an output port, the DDR of port 2 should be set to "1" and CC1 and CC0 to "0" and "1" respectively.

- Bit 6** Not Used.
- Bit 7** Not Used

• **Transmit/Receive Control Status Register 2 (TRCSR2)**

The TRCSR2 is a 7-bit register which can select a data format in the asynchronous mode. The upper 3 bits are the same address as the TRCSR1. Therefore, the RDRF, ORFE and TDRE can be read by either the TRCSR1 or TRCSR2. Bits 0 to 2 of the TRCSR2 are used for read/write. Bits 4 to 7 are used only for read.

Transmit/Receive Control Status Register 2

7	6	5	4	3	2	1	0	\$001E
RDRF	ORFE	TDRE	PER	—	PEN	EOP	SBL	

**Bit 0 SBL Stop Bit Length**

This bit selects the stop bit length in the asynchronous mode. If this bit is "0", the stop bit is 1-bit. If "1", the stop bit is 2-bit. This bit is cleared during reset.

**Bit 1 EOP Even/Odd Parity**

This bit selects the parity generated and checked when the PEN is "1". If this bit is "0", the parity is even. If "1", it is odd. This bit is cleared during reset.

**Bit 2 PEN Parity Enable**

This bit decides whether the parity bit should be generated and checked in the asynchronous mode or not. If this bit is "0", the parity bit is neither generated nor checked. If "1", it is generated and checked. This bit is cleared during reset.

The 3 bits above do not affect the SCI operation in the clocked synchronous mode.

**Bit 3** Not Used

**Bit 4 PER Parity Error**

This bit is set when the PEN is "1" and a parity error occurs. It is cleared by reading the RDR after reading the TRCSR2, when PER=1.

**Bit 5 TDRE**

Transmit Data Register Empty

**Bit 6 ORFE**

Overrun/Framing Error

**Bit 7 RDRF**

Receive Data Register Full

- \* Each flag of the TDRE, ORFE, and RDRF can be read from either the TRCSR1 or TRCSR2.

■ **TIMER, SCI STATUS FLAG**

Table 10 shows the set and reset conditions of each status flag in the timer 1, timer 2 and SCI.

Table 9 SCI Format and Clock Source Control

CC2	CC1	CC0	Format	Mode	Clock Source	Port 2, Bit 2	Port 2, Bit 3	Port 2, Bit 4
0	0	0	8-bit data	Clocked Synchronous	External	Input	When the TRCSR1, RE bit is "1", bit 3 is used as a serial input.	
0	0	1	8-bit data	Asynchronous	Internal	Not Used**		
0	1	0	8-bit data	Asynchronous	Internal	Output*		
0	1	1	8-bit data	Asynchronous	External	Input		
1	0	0	8-bit data	Clocked Synchronous	Internal	Output	When the TRCSR1, TE bit is "1", bit 4 is used as a serial output.	
1	0	1	7-bit data	Asynchronous	Internal	Not Used**		
1	1	0	7-bit data	Asynchronous	Internal	Output*		
1	1	1	7-bit data	Asynchronous	External	Input		

\* Clock output regardless of the TRCSR1, bit RE and TE.  
 \*\* Not used for the SCI.

Table 10 Timer 1, Timer 2 and SCI Status Flag

		Set Condition	Clear Condition
P6CSR	IS FLAG	Falling edge input to P <sub>54</sub> ( $\overline{IS}$ )	<ol style="list-style-type: none"> <li>1. Read the P6CSR then read or write the PORT6, when IS FLAG = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
Timer 1	ICF	FRC → ICR by Rising or Falling edge input to P <sub>20</sub> (Selecting with the IEDG bit)	<ol style="list-style-type: none"> <li>1. Read the TCSR1 or TCSR2 then ICRH, when ICF = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
	OCF1	OCR1 = FRC	<ol style="list-style-type: none"> <li>1. Read the TCSR1 or TCSR2 then write to the OCR1H or OCR1L, when OCF1 = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
	OCF2	OCR2 = FRC	<ol style="list-style-type: none"> <li>1. Read the TCSR2 then write to the OCR2H or OCR2L, when OCF2 = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
	TOF	FRC = \$FFFF + 1 cycle	<ol style="list-style-type: none"> <li>1. Read the TCSR1 then FRCH, when TOF = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
Timer 2	CMF	T2CNT = TCONR	<ol style="list-style-type: none"> <li>1. Write "0" to CMF, when CMF = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
SCI	RDRF	Receive Shift Register → RDR	<ol style="list-style-type: none"> <li>1. Read the TRCSR1 or TRCSR2 then RDR, when RDRF = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
	ORFE	<ol style="list-style-type: none"> <li>1. Framing Error (Asynchronous Mode) Stop Bit = 0</li> <li>2. Overrun Error (Asynchronous Mode) Receive Shift Register → RDR when RDRF = 1</li> </ol>	<ol style="list-style-type: none"> <li>1. Read the TRCSR1 or TRCSR2 then RDR, when ORFE = 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>
	TDRE	<ol style="list-style-type: none"> <li>1. Asynchronous Mode TDR → Transmit Shift Register</li> <li>2. Clocked Synchronous Mode Transmit Shift Register is "empty"</li> <li>3. <math>\overline{RES} = 0</math></li> </ol>	Read the TRCSR1 or TRCSR2 then write to the TDR, when TDRE = 1
	PER	Parity when PEN=1	<ol style="list-style-type: none"> <li>1. Read the TRCSR2 then RDR, when PER= 1</li> <li>2. <math>\overline{RES} = 0</math></li> </ol>

(Note) → ; Transfer = ; equal

ICRH; Upper byte of ICR  
OCR1H; Upper byte of OCR1  
OCR2H; Upper byte of OCR2

OCR1L; Lower byte of OCR1  
OCR2L; Lower byte of OCR2  
FRCH; Upper byte of FRC

■ **LOW POWER DISSIPATION MODE**

The HD6303Y provides two low power dissipation modes; sleep and standby.

● **Sleep Mode**


The MPU goes to the sleep mode by SLP instruction execution. In the sleep mode, the CPU stops its operation, while the registers' contents are retained. In this mode, the peripherals except the CPU such as timers, SCI, etc. continue their functions. The power dissipation of sleep-condition is one fourth that of operating condition.

The MPU returns from this mode by an interrupt, RES or STBY; it goes to the reset state by RES and the standby mode by STBY. When the CPU acknowledges an interrupt request, it cancels the sleep mode, returns to the operation mode and branches to the interrupt routine. When the CPU masks this interrupt, it cancels the sleep mode and executes the next instruction. However, for example, if the timer 1 or 2 prohibits a timer interrupt, the CPU doesn't cancel the sleep mode because of no interrupt request.


This sleep mode is effective to reduce the power dissipation for a system with no need of the HD6303Y's consecutive operation.

● **Standby Mode**

The MPU goes to the standby mode with the STBY "Low" or by clearing the STBY flag. In this mode, the HD6303Y stops all the clocks and goes to the reset state. In this mode, the power dissipation is reduced to several  $\mu A$ . During standby, all pins, except the power supply ( $V_{CC}$ ,  $V_{SS}$ ), the STBY, RES and XTAL (which outputs "0"), go to the high impedance state. In this mode, power ( $V_{CC}$ ) is supplied to the HD6303Y, and the contents of RAM is retained. The MPU returns from this mode during reset. When the MPU goes to the standby mode with STBY "Low", it will restart at the timing shown in Fig. 27(a). When the MPU goes to the standby mode by clearing the STBY flag, it will restart only by keeping the RES "Low" for longer than the oscillating stabilization time. (Fig. 27(b))



(a) Standby Mode by  $\overline{STBY}$



(b) Standby Mode by the STBY Flag

Figure 27 Standby Mode Timing

■ **TRAP FUNCTION**

The CPU generates an interrupt with the highest priority (TRAP) when fetching an undefined instruction or an instruction from non-memory space. The TRAP prevents the system-burst caused by noise or a program error.

● **Op Code Error**

When fetching an undefined op code, the CPU saves registers as well as a normal interrupt and branches to the TRAP (\$FFEE, \$FFEF). This has the priority next to reset.

● **Address Error**

When an instruction fetch is made from the address of internal register, the MPU generates an interrupt as well as an op code error. But on the system with no memory in its external memory area, this function is not applicable if an instruction fetch is made from the external non-memory area. Addresses where an address error occurs are from \$0000 to \$0027.

This function is available only for an instruction fetch and is not applicable to the access of normal data read/write.

(Note) The TRAP interrupt provides a retry function differently from other interrupts. This is a program flow return to the address where the TRAP occurs when a sequence returns to a main routine from the TRAP interrupt routine by RTI. The retry can prevent the system burst caused by noise, etc.

However, if another TRAP occurs, the program repeats the TRAP interrupt forever, so the consideration is necessary in programming.

■ **INSTRUCTION SET**

The HD6303Y provides object code upward compatible with the HD6801 to utilize all instruction set of the HMCS6800. It also reduces the execution times of key instructions for throughput improvement.

Bit manipulation instruction, change instruction of the index register and accumulator and sleep instruction are also added.

The followings are explained here.

- CPU Programming Model (refer to Fig. 28)
- Addressing Mode
- Accumulator and Memory Manipulation Instruction (refer to Table 11)
- New Instruction
- Index Register and Stack Manipulation Instruction (refer to Table 12)
- Jump and Branch Instruction (refer to Table 13)
- Condition Code Register Manipulation (refer to Table 14)
- Op Code Map (refer to Table 15)

● **Programming Model**

Fig. 28 depicts the HD6303Y programming model. The double accumulator D consists of accumulator A and B, so when using the accumulator D, the contents of A and B are destroyed.

● **CPU Addressing Mode**

The HD6303Y provides 7 addressing modes. The addressing mode is determined by an instruction type and code. Tables 11 through 15 show addressing modes of each instruction with the execution times counted by the machine cycle.

When the clock frequency is 4MHz, the machine cycle time becomes microseconds directly.

**Accumulator (ACCX) Addressing**

Only an accumulator is addressed and the accumulator A or B is selected. This is a one-byte instruction.

**Immediate Addressing**

This addressing locates a data in the second byte of an instruction. However, LDS and LDX locate a data in the second and third byte exceptionally. This addressing is a 2 or 3-byte instruction.

**Direct Addressing**

In this addressing mode, the second byte of an instruction shows




Figure 28 CPU Programming Model

the address where a data is stored. 256 bytes (\$0 through \$255) can be addressed directly. Execution times can be reduced by storing data in this area so it is recommended to make it RAM for users' data area in configuring a system. This is a 2-byte instruction, while 3 byte with regard to AIM, OIM, EIM and TIM.

**Extended Addressing**

In this mode, the second byte shows the upper 8 bit of the data stored address and the third byte the lower 8 bit. This indicates the absolute address of 3 byte instruction in the memory.

**Indexed Addressing**

The second byte of an instruction and the lower 8 bit of the index register are added in this mode. As for AIM, OIM, EIM and TIM, the third byte of an instruction and the lower 8 bits of the index register are added.

This carry is added to the upper 8 bit of the index register and the result is used for addressing the memory. The modified address is retained in the temporary address register, so the contents of the index register doesn't change. This is a 2-byte instruction except AIM, OIM, EIM and TIM (3-byte instruction).

**Implied Addressing**

An instruction itself specifies the address. This is, the instruction addresses a stack pointer, index register, etc. This is a one-byte instruction.

**Relative Addressing**

The second byte of an instruction and the lower 8 bits of the program counter are added. The carry or borrow is added to the upper 8 bit. So addressing from -126 to +129 byte of the current instruction is enabled. This is a 2-byte instruction.

(Note) CLI, SEI Instructions and Interrupt Operation

When accepting the IRQ at a preset timing with CLI and SEI instructions, more than 2 cycles are necessary between the CLI and SEI instructions. For example, the following program (a)(b) don't accept the IRQ but (c) accepts it.

.	.	.
.	.	.
.	.	.
.	.	CLI
CLI	CLI	NOP
SEI	NOP	NOP
.	SEI	SEI
.	.	.
.	.	.
.	.	.
.	.	.
(a)	(b)	(c)

The same thing can be said to the TAP instruction instead of the CLI and SEI instructions.



Table 11 Accumulator, Memory Manipulation Instructions

Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register												
		IMMED		DIRECT		INDEX		EXTEND		IMPLIED			5	4	3	2	1	0							
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #		H	I	N	Z	V	C							
Add	ADDA	8B	2 2	9B	3 2	AB	4 2	BB	4 3									$A + M \rightarrow A$	↑	•	↑	↑	↑	↑	
	ADDB	CB	2 2	DB	3 2	EB	4 2	FB	4 3										$B + M \rightarrow B$	↑	•	↑	↑	↑	↑
Add Double	ADDD	C3	3 3	D3	4 2	E3	5 2	F3	5 3										$A : B + M, M + 1 \rightarrow A : B$	•	•	↑	↑	↑	↑
Add Accumulators	ABA											1B	1 1						$A + B \rightarrow A$	↑	•	↑	↑	↑	↑
Add With Carry	ADCA	89	2 2	99	3 2	A9	4 2	B9	4 3										$A + M + C \rightarrow A$	↑	•	↑	↑	↑	↑
	ADCB	C9	2 2	D9	3 2	E9	4 2	F9	4 3										$B + M + C \rightarrow B$	↑	•	↑	↑	↑	↑
AND	ANDA	84	2 2	94	3 2	A4	4 2	B4	4 3										$A \cdot M \rightarrow A$	•	•	↑	↑	R	•
	ANDB	C4	2 2	D4	3 2	E4	4 2	F4	4 3										$B \cdot M \rightarrow B$	•	•	↑	↑	R	•
Bit Test	BIT A	85	2 2	95	3 2	A5	4 2	B5	4 3										$A \cdot M$	•	•	↑	↑	R	•
	BIT B	C5	2 2	D5	3 2	E5	4 2	F5	4 3										$B \cdot M$	•	•	↑	↑	R	•
Clear	CLR					6F	5 2	7F	5 3										$00 \rightarrow M$	•	•	R	S	R	R
	CLRA											4F	1 1						$00 \rightarrow A$	•	•	R	S	R	R
	CLRB											5F	1 1						$00 \rightarrow B$	•	•	R	S	R	R
Compare	CMPA	81	2 2	91	3 2	A1	4 2	B1	4 3										$A - M$	•	•	↑	↑	↑	↑
	CMPB	C1	2 2	D1	3 2	E1	4 2	F1	4 3										$B - M$	•	•	↑	↑	↑	↑
Compare Accumulators	CBA											11	1 1						$A - B$	•	•	↑	↑	↑	↑
Complement, 1's	COM					63	6 2	73	6 3										$M \rightarrow M$	•	•	↑	↑	R	S
	COMA											43	1 1						$A \rightarrow A$	•	•	↑	↑	R	S
	COMB											53	1 1						$B \rightarrow B$	•	•	↑	↑	R	S
Complement, 2's (Negate)	NEG					60	6 2	70	6 3										$00 \rightarrow M \rightarrow M$	•	•	↑	↑	①	②
	NEGA											40	1 1						$00 \rightarrow A \rightarrow A$	•	•	↑	↑	①	②
	NEGB											50	1 1						$00 \rightarrow B \rightarrow B$	•	•	↑	↑	①	②
Decimal Adjust, A	DAA											19	2 1						Converts binary add of BCD characters into BCD format	•	•	↑	↑	↑	③
Decrement	DEC					6A	6 2	7A	6 3										$M - 1 \rightarrow M$	•	•	↑	↑	④	•
	DECA											4A	1 1						$A - 1 \rightarrow A$	•	•	↑	↑	④	•
	DECB											5A	1 1						$B - 1 \rightarrow B$	•	•	↑	↑	④	•
Exclusive OR	EORA	88	2 2	98	3 2	A8	4 2	B8	4 3										$A \oplus M \rightarrow A$	•	•	↑	↑	R	•
	EORB	C8	2 2	D8	3 2	E8	4 2	F8	4 3										$B \oplus M \rightarrow B$	•	•	↑	↑	R	•
Increment	INC					6C	6 2	7C	6 3										$M + 1 \rightarrow M$	•	•	↑	↑	⑤	•
	INCA											4C	1 1						$A + 1 \rightarrow A$	•	•	↑	↑	⑤	•
	INCB											5C	1 1						$B + 1 \rightarrow B$	•	•	↑	↑	⑤	•
Load Accumulator	LDAA	86	2 2	96	3 2	A6	4 2	B6	4 3										$M \rightarrow A$	•	•	↑	↑	R	•
	LDAB	C6	2 2	D6	3 2	E6	4 2	F6	4 3										$M \rightarrow B$	•	•	↑	↑	R	•
Load Double Accumulator	LDD	CC	3 3	DC	4 2	EC	5 2	FC	5 3										$M + 1 \rightarrow B, M \rightarrow A$	•	•	↑	↑	R	•
Multiply Unsigned	MUL											3D	7 1						$A \times B \rightarrow A : B$	•	•	•	•	•	⑥
OR, Inclusive	ORAA	8A	2 2	9A	3 2	AA	4 2	BA	4 3										$A + M \rightarrow A$	•	•	↑	↑	R	•
	ORAB	CA	2 2	DA	3 2	EA	4 2	FA	4 3										$B + M \rightarrow B$	•	•	↑	↑	R	•
Push Data	PSHA											36	4 1						$A \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	•	•
	PSHB											37	4 1						$B \rightarrow Msp, SP - 1 \rightarrow SP$	•	•	•	•	•	•
Pull Data	PULA											32	3 1						$SP + 1 \rightarrow SP, Msp \rightarrow A$	•	•	•	•	•	•
	PULB											33	3 1						$SP + 1 \rightarrow SP, Msp \rightarrow B$	•	•	•	•	•	•
Rotate Left	ROL					69	6 2	79	6 3										$M \leftarrow \left[ \begin{array}{c} A \\ B \end{array} \right] \leftarrow C \leftarrow b_7 \leftarrow \dots \leftarrow b_0$	•	•	↑	↑	⑥	↑
	ROLA											49	1 1						$A \leftarrow \left[ \begin{array}{c} A \\ B \end{array} \right] \leftarrow C \leftarrow b_7 \leftarrow \dots \leftarrow b_0$	•	•	↑	↑	⑥	↑
	ROLB											59	1 1						$B \leftarrow \left[ \begin{array}{c} A \\ B \end{array} \right] \leftarrow C \leftarrow b_7 \leftarrow \dots \leftarrow b_0$	•	•	↑	↑	⑥	↑
Rotate Right	ROR					66	6 2	76	6 3										$M \leftarrow \left[ \begin{array}{c} A \\ B \end{array} \right] \leftarrow C \leftarrow b_7 \leftarrow \dots \leftarrow b_0$	•	•	↑	↑	⑥	↑
	RORA											46	1 1						$A \leftarrow \left[ \begin{array}{c} A \\ B \end{array} \right] \leftarrow C \leftarrow b_7 \leftarrow \dots \leftarrow b_0$	•	•	↑	↑	⑥	↑
	RORB											56	1 1						$B \leftarrow \left[ \begin{array}{c} A \\ B \end{array} \right] \leftarrow C \leftarrow b_7 \leftarrow \dots \leftarrow b_0$	•	•	↑	↑	⑥	↑

(Note) Condition Code Register will be explained in Note of Table 14.

(continued)



• **Additional Instruction**

In addition to the HD6801 instruction set, the HD6303Y prepares the following new instructions.

AIM ..... (M)·(IMM) → (M)

Executes "AND" operation to immediate data and the memory contents and stores its result in the memory.

OIM ..... (M)+(IMM) → (M)

Executes "OR" operation to immediate data and the memory contents and stores its result in the memory.

EIM ..... (M) ⊕ (IMM) → (M)

Executes "EOR" operation to immediate data and the memory contents and stores its result in the memory.

TIM ..... (M)·(IMM)

Executes "AND" operation to immediate data and changes the relative flag of the condition code register.

These are the 3-byte instructions; the first byte is op code, the second immediate data and the third address modifier.

XGDX ..... (ACCD)→(IX)

Exchanges the contents of accumulator and the index register.

SLP

Goes to the sleep mode. Refer to "LOW POWER DISSIPATION MODE" for more details of the sleep mode.

Table 12 Index Register, Stack Manipulation instructions

Pointer Operations	Mnemonic	Addressing Modes										Boolean/ Arithmetic Operation	Condition Code Register					
		IMMED.		DIRECT		INDEX		EXTEND		IMPLIED			5	4	3	2	1	0
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #		H	I	N	Z	V	C
Compare Index Reg	CPX	8C	3 3	9C	4 2	AC	5 2	BC	5 3			X - M:M+1	•	•	1	1	1	1
Decrement Index Reg	DEX										09	1 1	X - 1 → X	•	•	•	1	•
Decrement Stack Pntr	DES										34	1 1	SP - 1 → SP	•	•	•	•	•
Increment Index Reg	INX										08	1 1	X + 1 → X	•	•	•	1	•
Increment Stack Pntr	INS										31	1 1	SP + 1 → SP	•	•	•	•	•
Load Index Reg	LDX	CE	3 3	DE	4 2	EE	5 2	FE	5 3			M → X <sub>H</sub> , (M+1) → X <sub>L</sub>	•	•	1	1	R	•
Load Stack Pntr	LDS	8E	3 3	9E	4 2	AE	5 2	BE	5 3			M → SP <sub>H</sub> , (M+1) → SP <sub>L</sub>	•	•	1	1	R	•
Store Index Reg	STX			DF	4 2	EF	5 2	FF	5 3			X <sub>H</sub> → M, X <sub>L</sub> → (M+1)	•	•	1	1	R	•
Store Stack Pntr	STS			9F	4 2	AF	5 2	BF	5 3			SP <sub>H</sub> → M, SP <sub>L</sub> → (M+1)	•	•	1	1	R	•
Index Reg → Stack Pntr	TXS									35	1 1	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Index Reg	TSX									30	1 1	SP + 1 → X	•	•	•	•	•	•
Add	ABX									3A	1 1	B + X → X	•	•	•	•	•	•
Push Data	PSHX									3C	5 1	X <sub>L</sub> → M <sub>sp</sub> , SP - 1 → SP X <sub>H</sub> → M <sub>sp</sub> , SP - 1 → SP	•	•	•	•	•	•
Pull Data	PULX									38	4 1	SP + 1 → SP, M <sub>sp</sub> → X <sub>H</sub> SP + 1 → SP, M <sub>sp</sub> → X <sub>L</sub>	•	•	•	•	•	•
Exchange	X GDX									18	2 1	ACCD·IX	•	•	•	•	•	•

(Note) Condition Code Register will be explained in Note of Table 14.

Table 13 Jump, Branch Instruction

Operations	Mnemonic	Addressing Modes												Branch Test	Condition Code Register					
		RELATIVE		DIRECT		INDEX		EXTEND		IMPLIED		H	I		N	Z	V	C		
		OP	~ #	OP	~ #	OP	~ #	OP	~ #	OP	~ #									
Branch Always	BRA	20	3 2											None	•	•	•	•	•	•
Branch Never	BRN	21	3 2											None	•	•	•	•	•	•
Branch If Carry Clear	BCC	24	3 2											C = 0	•	•	•	•	•	•
Branch If Carry Set	BCS	25	3 2											C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	27	3 2											Z = 1	•	•	•	•	•	•
Branch If > Zero	BGE	2C	3 2											$N \oplus V = 0$	•	•	•	•	•	•
Branch If > Zero	BGT	2E	3 2											$Z + (N \oplus V) = 0$	•	•	•	•	•	•
Branch If Higher	BHI	22	3 2											C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	2F	3 2											$Z + (N \oplus V) = 1$	•	•	•	•	•	•
Branch If Lower Or Same	BLS	23	3 2											C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	2D	3 2											$N \oplus V = 1$	•	•	•	•	•	•
Branch If Minus	BMI	2B	3 2											N = 1	•	•	•	•	•	•
Branch If Not Equal Zero	BNE	26	3 2											Z = 0	•	•	•	•	•	•
Branch If Overflow Clear	BVC	28	3 2											V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	29	3 2											V = 1	•	•	•	•	•	•
Branch If Plus	BPL	2A	3 2											N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR	8D	5 2												•	•	•	•	•	•
Jump	JMP					6E	3 2	7E	3 3						•	•	•	•	•	•
Jump To Subroutine	JSR			9D	5 2	AD	5 2	BD	6 3						•	•	•	•	•	•
No Operation	NOP												01	1 1	Advances Prog. Cntr. Only	•	•	•	•	•
Return From Interrupt	RTI												3B	10 1		•	•	•	•	•
Return From Subroutine	RTS												39	5 1		•	•	•	•	•
Software Interrupt	SWI												3F	12 1		•	S	•	•	•
Wait for Interrupt*	WAI												3E	9 1		•	①	•	•	•
Sleep	SLP												1A	4 1		•	•	•	•	•

(Note) \* WAI puts R/W high; Address Bus goes to FFFF; Data Bus goes to the three state.  
Condition Code Register will be explained in Note of Table 14.

Table 14 Condition Code Register Manipulation Instructions

Operations	Mnemonic	AddressingModes			Boolean Operation	Condition Code Register									
		IMPLIED				5	4	3	2	1	0				
		OP	~	#		H	I	N	Z	V	C				
Clear Carry	CLC	0C	1	1	0 → C	•	•	•	•	•	•	•	•	•	•
Clear Interrupt Mask	CLI	0E	1	1	0 → I	•	R	•	•	•	•	•	•	•	•
Clear Overflow	CLV	0A	1	1	0 → V	•	•	•	•	•	•	R	•	•	•
Set Carry	SEC	0D	1	1	1 → C	•	•	•	•	•	•	•	•	S	•
Set Interrupt Mask	SEI	0F	1	1	1 → I	•	S	•	•	•	•	•	•	•	•
Set Overflow	SEV	0B	1	1	1 → V	•	•	•	•	•	•	•	S	•	•
Accumulator A → CCR	TAP	06	1	1	A → CCR	⑩									
CCR → Accumulator A	TPA	07	1	1	CCR → A	•	•	•	•	•	•	•	•	•	•

LEGEND

- OP Operation Code (Hexadecimal)
- ~ Number of MCU Cycles
- M<sub>SP</sub> Contents of memory location pointed by Stack Pointer
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Boolean AND
- + Boolean Inclusive OR
- ⊕ Boolean Exclusive OR
- M Complement of M
- Transfer into
- 0 Bit = Zero
- 00 Byte = Zero

CONDITION CODE SYMBOLS

- H Half-carry from bit 3 to bit 4
- I Interrupt mask
- N Negative (sign bit)
- Z Zero (byte)
- V Overflow, 2's complement
- C Carry/Borrow from/to bit 7
- R Reset Always
- S Set Always
- ↑ Set if true after test or clear
- Not Affected

(Note) Condition Code Register Notes: (Bit set if test is true and cleared otherwise)

- ① (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result ≠ 00000000?
- ③ (Bit C) Test: BCD Character of high-order byte greater than 10? (Not cleared if previously set)
- ④ (Bit V) Test: Operand = 10000000 prior to execution?
- ⑤ (Bit V) Test: Operand = 01111111 prior to execution?
- ⑥ (Bit V) Test: Set equal to N ⊕ C = 1 after the execution of instructions
- ⑦ (Bit N) Test: Result less than zero? (Bit 15=1)
- ⑧ (All Bit) Load Condition Code Register from Stack.
- ⑨ (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.
- ⑩ (All Bit) Set according to the contents of Accumulator A.
- ⑪ (Bit C) Result of Multiplication Bit 7=1? (ACCB)

Table 15 OP-Code Map

OP C.CODE					ACC A	ACC B	IND	EXT DIR	ACCA or SP				ACCB or X					
	HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
LO	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0000	0	SBA	BRA	TSX	NEG				SUB								0	
0001	1	NOP	CBA	BRN	INS	AIM				CMP								1
0010	2	BHI		PULA	OIM				SBC								2	
0011	3	BLS		PULB	COM				SUBD		ADDD						3	
0100	4	LSRD		BCC	DES	LSR				AND						4		
0101	5	ASLD		BCS	TXS	EIM				BIT						5		
0110	6	TAP	TAB	BNE	PSHA	ROR				LDA						6		
0111	7	TPA	TBA	BEQ	PSHB	ASR				STA		STA				7		
1000	8	INX	XGDX	BVC	PULX	ASL				EOR						8		
1001	9	DEX	DAA	BVS	RTS	ROL				ADC						9		
1010	A	CLV	SLP	BPL	ABX	DEC				ORA						A		
1011	B	SEV	ABA	BMI	RTI	TIM				ADD						B		
1100	C	CLC	BGE		PSHX	INC				CPX				LDD				C
1101	D	SEC	BLT		MUL	TST				BSR	JSR		STD				D	
1110	E	CLI	BGT		WAI	JMP				LDS		LDX				E		
1111	F	SEI	BLE		SWI	CLR				STS				STX		F		
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

UNDEFINED OP CODE

\* Only each instructions of AIM, OIM, EIM, TIM

■ CPU OPERATION

● CPU Instruction Flow

When operating, the CPU fetches an instruction from a memory and executes the required function. This sequence starts with RES cancel and repeats itself limitlessly if not affected by a special instruction or a control signal. SWI, RTI, WAI and SLP instructions change this operation, while NMI, IRQ<sub>1</sub>, IRQ<sub>2</sub>, IRQ<sub>3</sub>, HALT and STBY control it. Fig. 29 gives the CPU mode transition and Fig. 30 the CPU system flow chart. Table 16 shows CPU operating states

and port states.

● Operation at Each Instruction Cycle

Table 17 shows the operation at each instruction cycle. By the pipeline control of the HD6303Y, MULT, PUL, DAA and XGDX instructions, etc. prefetch the next instruction. So attention is necessary to the counting of the instruction cycles because it is different from the usual one—from op code fetch to the next instruction op code.




Figure 29 CPU Operation Mode Transition


Table 16 CPU Operation State and Port, Bus, Control Signal State

Port	Reset	STBY*3	HALT	Sleep
A <sub>0</sub> ~ A <sub>7</sub>	H	T	T	H
Port 2	T	T	Keep	Keep
D <sub>0</sub> ~ D <sub>7</sub>	T	T	T	T
A <sub>8</sub> ~ A <sub>15</sub>	H	T	T	H
Port 5	T	T	Keep	Keep
Port 6	T	T	Keep	Keep
Control Signal	*1	T	*2	*1

\*1 RD, WR, R/W, LIR = H, BA = L

\*2 RD, WR, R/W = T, LIR, BA = H

\*3 E pin goes to high impedance state.



(Note) 1. The program sequence will come to the RES start from any place of the flow during RES. When STBY=0, the sequence will go into the standby mode regardless of the CPU condition.  
 2. Refer to "FUNCTIONAL PIN DESCRIPTION" for more details of interrupts.

Figure 30 HD6303Y System Flow Chart

Table 17 Cycle-by-Cycle Operation

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus
<b>IMMEDIATE</b>									
ADC	ADD	2	1	Op Code Address+1	1	0	1	1	Operand Data
AND	BIT		2	Op Code Address+2	1	0	1	0	Next Op Code
CMP	EOR								
LDA	ORA								
SBC	SUB								
ADDD	CPX	3	1	Op Code Address+1	1	0	1	1	Operand Data (MSB)
LDD	LDS		2	Op Code Address+2	1	0	1	1	Operand Data (LSB)
LDX	SUBD		3	Op Code Address+3	1	0	1	0	Next Op Code
<b>DIRECT</b>									
ADC	ADD	3	1	Op Code Address+1	1	0	1	1	Address of Operand (LSB)
AND	BIT		2	Address of Operand	1	0	1	1	Operand Data
CMP	EOR		3	Op Code Address+2	1	0	1	0	Next Op Code
LDA	ORA								
SBC	SUB								
STA		3	1	Op Code Address+1	1	0	1	1	Destination Address
			2	Destination Address	0	1	0	1	Accumulator Data
			3	Op Code Address+2	1	0	1	0	Next Op Code
ADDD	CPX	4	1	Op Code Address+1	1	0	1	1	Address of Operand (LSB)
LDD	LDS		2	Address of Operand	1	0	1	1	Operand Data (MSB)
LDX	SUBD		3	Address of Operand+1	1	0	1	1	Operand Data (LSB)
			4	Op Code Address+2	1	0	1	0	Next Op Code
STD	STS	4	1	Op Code Address+1	1	0	1	1	Destination Address (LSB)
STX			2	Destination Address	0	1	0	1	Register Data (MSB)
			3	Destination Address+1	0	1	0	1	Register Data (LSB)
			4	Op Code Address+2	1	0	1	0	Next Op Code
JSR		5	1	Op Code Address+1	1	0	1	1	Jump Address (LSB)
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer-1	0	1	0	1	Return Address (MSB)
			5	Jump Address	1	0	1	0	First Subroutine Op Code
TIM		4	1	Op Code Address+1	1	0	1	1	Immediate Data
			2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
			3	Address of Operand	1	0	1	1	Operand Data
			4	Op Code Address+3	1	0	1	0	Next Op Code
AIM	EIM	6	1	Op Code Address+1	1	0	1	1	Immediate Data
OIM			2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
			3	Address of Operand	1	0	1	1	Operand Data
			4	FFFF	1	1	1	1	Restart Address (LSB)
			5	Address of Operand	0	1	0	1	New Operand Data
			6	Op Code Address+3	1	0	1	0	Next Op Code

(Continued)



Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>INDEXED</b>									
JMP		3	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Jump Address	1	0	1	0	First Op Code of Jump Routine
ADC	ADD	4	1	Op Code Address + 1	1	0	1	1	Offset
AND	BIT		2	FFFF	1	1	1	1	Restart Address (LSB)
CMP	EOR		3	IX + Offset	1	0	1	1	Operand Data
LDA	ORA		4	Op Code Address + 2	1	0	1	0	Next Op Code
SBC	SUB		4	Op Code Address + 2	1	0	1	0	Next Op Code
STA		4	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	0	1	0	1	Accumulator Data
			4	Op Code Address + 2	1	0	1	0	Next Op Code
ADDD		5	1	Op Code Address + 1	1	0	1	1	Offset
CPX	LDD		2	FFFF	1	1	1	1	Restart Address (LSB)
LDS	LDX		3	IX + Offset	1	0	1	1	Operand Data (MSB)
SUBD			4	IX + Offset + 1	1	0	1	1	Operand Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
STD	STS	5	1	Op Code Address + 1	1	0	1	1	Offset
STX			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	0	1	0	1	Register Data (MSB)
			4	IX + Offset + 1	0	1	0	1	Register Data (LSB)
			5	Op Code Address + 2	1	0	1	0	Next Op Code
JSR		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	IX + Offset	1	0	1	0	First Subroutine Op Code
ASL	ASR	6	1	Op Code Address + 1	1	0	1	1	Offset
COM	DEC		2	FFFF	1	1	1	1	Restart Address (LSB)
INC	LSR		3	IX + Offset	1	0	1	1	Operand Data
NEG	ROL		4	FFFF	1	1	1	1	Restart Address (LSB)
ROR			5	IX + Offset	0	1	0	1	New Operand Data
			6	Op Code Address + 2	1	0	1	0	Next Op Code
TIM		5	1	Op Code Address + 1	1	0	1	1	Immediate Data
			2	Op Code Address + 2	1	0	1	1	Offset
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX + Offset	1	0	1	1	Operand Data
			5	Op Code Address + 3	1	0	1	0	Next Op Code
CLR		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	IX + Offset	1	0	1	1	Operand Data
			4	IX + Offset	0	1	0	1	00
			5	Op Code Address + 2	1	0	1	0	Next Op Code
AIM	EIM	7	1	Op Code Address + 1	1	0	1	1	Immediate Data
OIM			2	Op Code Address + 2	1	0	1	1	Offset
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	IX + Offset	1	0	1	1	Operand Data
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	IX + Offset	0	1	0	1	New Operand Data
			7	Op Code Address + 3	1	0	1	0	Next Op Code

(Continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus
<b>EXTEND</b>								
JMP	3	1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
		3	Jump Address	1	0	1	0	Next Op Code
ADC ADD TST	4	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
AND BIT		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
CMP EOR		3	Address of Operand	1	0	1	1	Operand Data
LDA ORA SBC SUB		4	Op Code Address+3	1	0	1	0	Next Op Code
STA	4	1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		3	Destination Address	0	1	0	1	Accumulator Data
		4	Op Code Address+3	1	0	1	0	Next Op Code
ADDD	5	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
CPX LDD		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
LDS LDX		3	Address of Operand	1	0	1	1	Operand Data (MSB)
SUBD		4	Address of Operand+1	1	0	1	1	Operand Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
STD STS	5	1	Op Code Address+1	1	0	1	1	Destination Address (MSB)
STX		2	Op Code Address+2	1	0	1	1	Destination Address (LSB)
		3	Destination Address	0	1	0	1	Register Data (MSB)
		4	Destination Address+1	0	1	0	1	Register Data (LSB)
		5	Op Code Address+3	1	0	1	0	Next Op Code
JSR	6	1	Op Code Address+1	1	0	1	1	Jump Address (MSB)
		2	Op Code Address+2	1	0	1	1	Jump Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	Stack Pointer	0	1	0	1	Return Address (LSB)
		5	Stack Pointer-1	0	1	0	1	Return Address (MSB)
		6	Jump Address	1	0	1	0	First Subroutine Op Code
ASL ASR	6	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
COM DEC		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
INC LSR		3	Address of Operand	1	0	1	1	Operand Data
NEG ROL		4	FFFF	1	1	1	1	Restart Address (LSB)
ROR		5	Address of Operand	0	1	0	1	New Operand Data
		6	Op Code Address+3	1	0	1	0	Next Op Code
CLR	5	1	Op Code Address+1	1	0	1	1	Address of Operand (MSB)
		2	Op Code Address+2	1	0	1	1	Address of Operand (LSB)
		3	Address of Operand	1	0	1	1	Operand Data
		4	Address of Operand	0	1	0	1	00
		5	Op Code Address+3	1	0	1	0	Next Op Code

(Continued)

Address Mode & Instructions		Cycles	Cycle #	Address Bus	R/W	$\overline{RD}$	$\overline{WR}$	$\overline{LIR}$	Data Bus
<b>IMPLIED</b>									
ABA	ABX	1	1	Op Code Address + 1	1	0	1	0	Next Op Code
ASL	ASLD								
ASR	CBA								
CLC	CLI								
CLR	CLV								
COM	DEC								
DES	DEX								
INC	INS								
INX	LSR								
LSRD	ROL								
ROR	NOP								
SBA	SEC								
SEI	SEV								
TAB	TAP								
TBA	TPA								
TST	TSX								
DAA	XGDX	2	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
PULA	PULB	3	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Data from Stack
PSHA	PSHB	4	1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Accumulator Data
			4	Op Code Address + 1	1	0	1	0	Next Op Code
PULX		4	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Data from Stack (MSB)
			4	Stack Pointer + 2	1	0	1	1	Data from Stack (LSB)
PSHX		5	1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Index Register (LSB)
			4	Stack Pointer - 1	0	1	0	1	Index Register (MSB)
			5	Op Code Address + 1	1	0	1	0	Next Op Code
RTS		5	1	Op Code Address + 1	1	0	1	1	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer + 1	1	0	1	1	Return Address (MSB)
			4	Stack Pointer + 2	1	0	1	1	Return Address (LSB)
			5	Return Address	1	0	1	0	First Op Code of Return Routine
MUL		7	1	Op Code Address + 1	1	0	1	0	Next Op Code
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	FFFF	1	1	1	1	Restart Address (LSB)
			4	FFFF	1	1	1	1	Restart Address (LSB)
			5	FFFF	1	1	1	1	Restart Address (LSB)
			6	FFFF	1	1	1	1	Restart Address (LSB)
			7	FFFF	1	1	1	1	Restart Address (LSB)

(Continued)


Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	RD	WR	LIR	Data Bus
<b>IMPLIED</b>								
WAI	9	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
RTI	10	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer + 1	1	0	1	1	Conditional Code Register
		4	Stack Pointer + 2	1	0	1	1	Accumulator B
		5	Stack Pointer + 3	1	0	1	1	Accumulator A
		6	Stack Pointer + 4	1	0	1	1	Index Register (MSB)
		7	Stack Pointer + 5	1	0	1	1	Index Register (LSB)
		8	Stack Pointer + 6	1	0	1	1	Return Address (MSB)
		9	Stack Pointer + 7	1	0	1	1	Return Address (LSB)
		10	Return Address	1	0	1	0	First Op Code of Return Routine
SWI	12	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	Stack Pointer	0	1	0	1	Return Address (LSB)
		4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
		5	Stack Pointer - 2	0	1	0	1	Index Register (LSB)
		6	Stack Pointer - 3	0	1	0	1	Index Register (MSB)
		7	Stack Pointer - 4	0	1	0	1	Accumulator A
		8	Stack Pointer - 5	0	1	0	1	Accumulator B
		9	Stack Pointer - 6	0	1	0	1	Conditional Code Register
		10	Vector Address FFFA	1	0	1	1	Address of SWI Routine (MSB)
		11	Vector Address FFFB	1	0	1	1	Address of SWI Routine (LSB)
		12	Address of SWI Routine	1	0	1	0	First Op Code of SWI Routine
SLP	4	1	Op Code Address + 1	1	0	1	1	Next Op Code
		2	FFFF	1	1	1	1	Restart Address (LSB)
		3	FFFF	1	1	1	1	Restart Address (LSB)
		4	Op Code Address + 1	1	0	1	0	Next Op Code

**RELATIVE**

BCC	BCS	3	1	Op Code Address + 1	1	0	1	1	Branch Offset
BEQ	BGE		2	FFFF	1	1	1	1	Restart Address (LSB)
BGT	BHI		3	Branch Address ..... Test = "1"   Op Code Address + 1 ..... Test = "0"	1	0	1	0	First Op Code of Branch Routine
BLE	BLS							Next Op Code	
BLT	BMT								
BNE	BPL								
BRA	BRN								
BVC	BVS								
BSR		5	1	Op Code Address + 1	1	0	1	1	Offset
			2	FFFF	1	1	1	1	Restart Address (LSB)
			3	Stack Pointer	0	1	0	1	Return Address (LSB)
			4	Stack Pointer - 1	0	1	0	1	Return Address (MSB)
			5	Branch Address	1	0	1	0	First Op Code of Subroutine

**■ PRECAUTION TO THE BOARD DESIGN OF OSCILLATION CIRCUIT**

As shown in Fig. 31, there is a case that the cross talk disturbs the normal oscillation if signal lines are put near the oscillation circuit. When designing a board, pay attention to this. Crystal and  $C_L$  must be put as near the HD6303Y as possible.



Do not use this kind of print board design.

Figure 31 Precaution to the board design of oscillation circuit




Figure 32 Example of Oscillation Circuits in Board Design


**■ RECEIVE MARGIN OF THE SCI**

Receive margin of the SCI contained in the HD6303Y is shown in Table 18.

Note: SCI = Serial Communication Interface

Table 18

	Bit distortion tolerance ( $t-t_0$ ) / $t_0$	Character distortion tolerance ( $T-T_0$ ) / $T_0$
HD6303Y	±43.7%	±4.37%



# HD6305X2, HD63A05X2, HD63B05X2 HD6305Y2, HD63A05Y2, HD63B05Y2 CMOS MPU (Micro Processing Unit)

The HD6305X2 and the HD6305Y2 are CMOS 8-bit micro processing units which contains a CPU, a clock generator, RAM, I/O terminals, two timers, and a Serial Communication Interface (SCI). The memory space is expandable up to 16k bytes externally.

The HD6305X2 and the HD6305Y2 provides the equivalent functions as the HD6305X0 and the HD6305Y0 except for the number of I/O terminals.

## ■ HARDWARE FEATURES


- 8-bit based MPU
- 128-bytes of RAM (HD6305X2),  
256-bytes of RAM (HD6305Y2)
- A total of 31 terminals, including 24 I/O's, 7 inputs
- Two timers
  - 8-bit timer with a 7-bit prescaler (programmable prescaler; event counter)
  - 15-bit timer (multiplexed with the SCI clock divider)
- On-chip serial interface circuit (synchronized with clock)
- Six interrupts (two external, two timer, one serial and one software)
- Low power dissipation modes
  - Wait . . . . In this mode, the clock oscillator is on and the CPU halts but the timer/serial/interrupt function is operatable.
  - Stop . . . . In this mode, the clock stops but the RAM data, I/O status and registers are held.
  - Standby.. In this mode, the clock stops, the RAM data is held, and the other internal condition is reset.
- Minimum instruction cycle time
  - HD6305X2/Y2 . . . . 1  $\mu$ s (f = 1 MHz)
  - HD63A05X2/Y2 . . . . 0.67 $\mu$ s (f = 1.5 MHz)
  - HD63B05X2/Y2 . . . . 0.5  $\mu$ s (f = 2 MHz)
- Wide operating range
  - $V_{CC} = 3$  to 6V (f = 0.1 to 0.5 MHz)
  - HD6305X2/Y2 . . . . f = 0.1 to 1 MHz ( $V_{CC} = 5V \pm 10\%$ )
  - HD63A05X2/Y2 . . . . f = 0.1 to 1.5 MHz ( $V_{CC} = 5V \pm 10\%$ )
  - HD63B05X2/Y2 . . . . f = 0.1 to 2 MHz ( $V_{CC} = 5V \pm 10\%$ )
- System development fully supported by an evaluation kit
- Compatibility with the HD6305X0 and the HD6305Y0 except for external memory expansion and the number of I/O terminals.

HD6305X2P, HD63A05X2P, HD63B05X2P,  
HD6305Y2P, HD63A05Y2P, HD63B05Y2P



(DP-64S)

HD6305X2F, HD63A05X2F, HD63B05X2F,  
HD6305Y2F, HD63A05Y2F, HD63B05Y2F




(FP-64)

## ■ SOFTWARE FEATURES


- Similar to HD6800
- Byte efficient instruction set
- Powerful bit manipulation instructions (Bit Set, Bit Clear, and Bit Test and Branch usable for all RAM bits and all I/O terminals)
- A variety of interrupt operations
- Index addressing mode useful for table processing
- A variety of conditional branch instructions
- Ten powerful addressing modes
- All addressing modes adaptable to RAM, and I/O instructions
- Three new instructions, STOP, WAIT and DAA, added to the HD6805 family instruction set

■ PIN ARRANGEMENT (Top View)


- HD6305X2P, HD63A05X2P, HD63B05X2P  
HD6305Y2P, HD63A05Y2P, HD63B05Y2P



- HD6305X2F, HD63A05X2F, HD63B05X2F  
HD6305Y2F, HD63A05Y2F, HD63B05Y2F



■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	V <sub>CC</sub>	-0.3 ~ +7.0	V
Input Voltage	V <sub>in</sub>	-0.3 ~ V <sub>CC</sub> + 0.3	V
Operating Temperature	T <sub>opr</sub>	0 ~ +70	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ +150	°C

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V<sub>in</sub>, V<sub>out</sub>: V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>CC</sub>.

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V<sub>CC</sub> = 5.0V ± 10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0 ~ +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	min	typ	max	Unit	
Input "High" Voltage	RES, STBY	V <sub>IH</sub>	V <sub>CC</sub> -0.5	-	V <sub>CC</sub> +0.3	V	
	EXTAL		V <sub>CC</sub> ×0.7	-	V <sub>CC</sub> +0.3		
	Other Inputs		2.0	-	V <sub>CC</sub> +0.3		
Input "Low" Voltage	All Inputs	V <sub>IL</sub>	-0.3	-	0.8	V	
Output "High" Voltage	All Outputs	V <sub>OH</sub>	I <sub>OH</sub> = -200μA	2.4	-	-	V
			I <sub>OH</sub> = -10μA	V <sub>CC</sub> -0.7	-	-	
Output "Low" Voltage	All Outputs	V <sub>OL</sub>	I <sub>OL</sub> = 1.6mA	-	-	0.55	V
Input Leakage Current	TIMER, INT, D <sub>1</sub> ~ D <sub>7</sub> , STBY	I <sub>IL</sub>	Vin = 0.5 ~ V <sub>CC</sub> -0.5	-	-	1.0	μA
Three-state Current	A <sub>0</sub> ~ A <sub>7</sub> , B <sub>0</sub> ~ B <sub>7</sub> , C <sub>0</sub> ~ C <sub>7</sub> , ADR <sub>0</sub> ~ ADR <sub>13</sub> *, DATA <sub>0</sub> ~ DATA <sub>7</sub> , E*, R/W*	I <sub>TSI</sub>	Vin = 0.5 ~ V <sub>CC</sub> -0.5	-	-	1.0	μA
Current Dissipation**	Operating	I <sub>CC</sub>	f = 1MHz***	-	5	10	mA
	Wait			-	2	5	mA
	Stop			-	2	10	μA
	Standby			-	2	10	μA
Input Capacitance	All Terminals	C <sub>in</sub>	f = 1MHz, Vin = 0V	-	-	12	pF

\* Only at standby

\*\* V<sub>IH</sub> min = V<sub>CC</sub>-1.0V, V<sub>IL</sub> max = 0.8V, all output and RES terminal are open and penetrate current of input are not included.

\*\*\* The value at f = xMHz is given by using.

I<sub>CC</sub> (f = xMHz) = I<sub>CC</sub> (f = 1MHz) × x

● AC CHARACTERISTICS (V<sub>CC</sub> = 5.0V ± 10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0 ~ +70°C, unless otherwise noted.)

Item	Symbol	Test Condition	HD6305X2 HD6305Y2			HD63A05X2. HD63A05Y2			HD63B05X2 HD63B05Y2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Cycle Time	t <sub>cyc</sub>	Fig. 1	1	-	10	0.666	-	10	0.5	-	10	μs
Enable Rise Time	t <sub>Er</sub>		-	-	20	-	-	20	-	-	20	ns
Enable Fall Time	t <sub>EF</sub>		-	-	20	-	-	20	-	-	20	ns
Enable Pulse Width("High" Level)	PW <sub>EH</sub>		450	-	-	300	-	-	220	-	-	ns
Enable Pulse Width("Low" Level)	PW <sub>EL</sub>		450	-	-	300	-	-	220	-	-	ns
Address Delay Time	t <sub>AD</sub>		-	-	250	-	-	190	-	-	180	ns
Address Hold Time	t <sub>AH</sub>		40	-	-	30	-	-	20	-	-	ns
Data Delay Time	t <sub>DW</sub>		-	-	200	-	-	160	-	-	120	ns
Data Hold Time (Write)	t <sub>HW</sub>		40	-	-	30	-	-	20	-	-	ns
Data Set-up Time (Read)	t <sub>DSR</sub>		80	-	-	60	-	-	50	-	-	ns
Data Hold Time (Read)	t <sub>HR</sub>		0	-	-	0	-	-	0	-	-	ns



● **PORT TIMING** ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305X2, HD6305Y2			HD63A05X2, HD63A05Y2			HD63B05X2, HD63B05Y2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Port Data Set-up Time (Port A, B, C, D)	$t_{PDS}$	Fig. 2	200	—	—	200	—	—	200	—	—	ns
Port Data Hold Time (Port A, B, C, D)	$t_{PDH}$		200	—	—	200	—	—	200	—	—	ns
Port Data Delay Time (Port A, B, C)	$t_{PDW}$	Fig. 3	—	—	300	—	—	300	—	—	300	ns

● **CONTROL SIGNAL TIMING** ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305X2, HD6305Y2			HD63A05X2, HD63A05Y2			HD63B05X2, HD63B05Y2			Unit
			min	typ	max	min	typ	max	min	typ	max	
$\overline{INT}$ Pulse Width	$t_{IWL}$	Fig. 5	$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
$\overline{INT}_2$ Pulse Width	$t_{IWL2}$		$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
$\overline{RES}$ Pulse Width	$t_{RWL}$		5	—	—	5	—	—	5	—	—	$t_{cyc}$
Control Set-up Time	$t_{CS}$	Fig. 5	250	—	—	250	—	—	250	—	—	ns
Timer Pulse Width	$t_{TWL}$	Fig. 5, Fig. 20*	$t_{cyc} + 250$	—	—	$t_{cyc} + 200$	—	—	$t_{cyc} + 200$	—	—	ns
Oscillation Start Time (Crystal)	$t_{OSC}$		—	—	20	—	—	20	—	—	20	ms
Reset Delay Time	$t_{RHL}$	Fig. 19	80	—	—	80	—	—	80	—	—	ms

\*  $C_L = 22pF \pm 20\%$ ,  $R_s = 60\Omega$  max.

● **SCI TIMING** ( $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD6305X2, HD6305Y2			HD63A05X2, HD63A05Y2			HD63B05X2, HD63B05Y2			Unit
			min	typ	max	min	typ	max	min	typ	max	
Clock Cycle	$t_{Scyc}$	Fig. 6, Fig. 7	1	—	32768	0.67	—	21845	0.5	—	16384	$\mu s$
Data Output Delay Time	$t_{TXD}$		—	—	250	—	—	250	—	—	250	ns
Data Set-up Time	$t_{SRX}$		200	—	—	200	—	—	200	—	—	ns
Data Hold Time	$t_{HRX}$		100	—	—	100	—	—	100	—	—	ns




Figure 1 Bus Timing




Figure 2 Port Data Set-up and Hold Times (MPU Read)




Figure 3 Port Data Delay Time (MPU Write)




Figure 4 Interrupt Sequence




Figure5 Reset Timing




Figure6 SCI Timing (Internal Clock)





Figure7 SCI Timing(External Clock)



- [NOTES] 1. The load capacitance includes stray capacitance caused by the probe, etc.  
 2. All diodes are 1S2074 (H).

Figure 8 Test Load

■ DESCRIPTION OF TERMINAL FUNCTIONS

The input and output signals of the MPU are described here.

• **V<sub>CC</sub>, V<sub>SS</sub>**

Voltage is applied to the MPU through these two terminals. V<sub>CC</sub> is 5.0V ± 10%, while V<sub>SS</sub> is grounded.

•  **$\overline{INT}$ ,  $\overline{INT}_2$**

External interrupt request inputs to the MPU. For details, refer to "INTERRUPT". The  $\overline{INT}_2$  terminal is also used as the port D<sub>6</sub> terminal.

• **XTAL, EXTAL**

These terminals provide input to the on-chip clock circuit. A crystal oscillator (AT cut, 2.0 to 8.0 MHz) or ceramic filter is connected to the terminal. Refer to "INTERNAL OSCILLATOR" for using these input terminals.

• **TIMER**

This is an input terminal for event counter. Refer to "TIMER" for details.

•  **$\overline{RES}$**

Used to reset the MPU. Refer to "RESET" for details.

• **NUM**

This terminal is not for user application. This terminal should be connected to V<sub>SS</sub>.

• **Enable (E)**

This output terminal supplies E clock. Output is a single-phase, TTL compatible and 1/4 crystal oscillation frequency or 1/4 external clock frequency. It can drive one TTL load and a 90 pF condenser.

• **Read/Write ( $R/\overline{W}$ )**

This TTL compatible output signal indicates to peripheral and memory devices whether MPU is in Read ("High"), or in Write ("Low"). The normal standby state is Read ("High"). Its output can drive one TTL load and a 90pF condenser.

• **Data Bus (DATA<sub>0</sub> – DATA<sub>7</sub>)**

This TTL compatible three-state buffer can drive one TTL load and 90pF.

• **Address Bus (ADR<sub>0</sub> – ADR<sub>13</sub>)**

Each terminal is TTL compatible and can drive one TTL load and 90pF.

• **Ports A, B, C (A<sub>0</sub> – A<sub>7</sub>, B<sub>0</sub> – B<sub>7</sub>, C<sub>0</sub> – C<sub>7</sub>)**

These 24 terminals consist of three 8-bit I/O ports (A, B, C). Each of them can be used as an input or output terminal on a bit through program control of the data direction register. For details, refer to "I/O PORTS."

• **Port D (D<sub>1</sub> – D<sub>7</sub>)**

These seven input-only terminals are TTL or CMOS compatible. Of the port D's, D<sub>6</sub> is also used as  $\overline{INT}_2$ . If D<sub>6</sub> is used as a port, the  $\overline{INT}_2$  interrupt mask bit of the miscellaneous register must be set to "1" to prevent an  $\overline{INT}_2$  interrupt from being accidentally accepted.

•  **$\overline{STBY}$**

This terminal is used to place the MPU into the standby mode. With  $\overline{STBY}$  at "Low" level, the oscillation stops and the internal condition is reset. For details, refer to "Standby Mode."

The terminals described in the following are I/O pins for serial communication interface (SCI). They are also used as ports C<sub>5</sub>, C<sub>6</sub> and C<sub>7</sub>. For details, refer to "SERIAL COMMUNICATION INTERFACE."

•  **$\overline{CK}$  (C<sub>5</sub>)**

Used to input or output clocks for serial operation.

• **Rx (C<sub>6</sub>)**


Used to receive serial data.

• **Tx (C<sub>7</sub>)**


Used to transmit serial data.

■ MEMORY MAP

The memory map of the MPU is shown in Fig. 9. During interrupt processing, the contents of the CPU registers are saved into the stack in the sequence shown in Fig. 10. This saving begins with the lower byte (PCL) of the program counter. Then the value of the stack pointer is decremented and the higher byte (PCH) of the program counter, index register (X), accumulator (A) and condition code register (CCR) are stacked in that order. In a subroutine call, only the contents of the program counter (PCH and PCL) are stacked.




(a) HD6305X2



(b) HD6305Y2

Figure 9 Memory Maps of MPU



\* In a subroutine call, only PCL and PCH are stacked.

Figure 10 Sequence of Interrupt Stacking

REGISTERS

There are five registers which the programmer can operate.




Figure 11 Programming Model

Accumulator (A)

This accumulator is a general purpose 8-bit register which holds operands or the result of arithmetic operation or data processing.

Index Register (X)

The index register is an 8-bit register, and is used for index addressing mode. Each of the addresses contained in the register consists of 8 bits which, combined with an offset value, provides an effective address.

In the case of a read/modify/write instruction, the index register can be used like an accumulator to hold operation data or the result of operation.

If not used in the index addressing mode, the register can be used to store data temporarily.

Program Counter (PC)

The program counter is a 14-bit register that contains the address of the next instruction to be executed.

Stack Pointer (SP)

The stack pointer is a 14-bit register that indicates the address of the next stacking space. Just after reset, the stack pointer is set at address \$00FF. It is decremented when data is pushed, and incremented when pulled. The upper 8 bits of the stack pointer are fixed to 00000011. During the MPU being reset or during a reset stack pointer (RSP) instruction, the pointer is set to address \$00FF. Since a subroutine or interrupt can use space up to address \$00C1 for stacking, the subroutine can be used up to 31 levels and the interrupt up to 12 levels.

Condition Code Register (CCR)

The condition code register is a 5-bit register, each bit indicating the result of the instruction just executed. The bits can be individually tested by conditional branch instruc-

tions. The CCR bits are as follows:

- Half Carry (H):** Used to indicate that a carry occurred between bits 3 and 4 during an arithmetic operation (ADD, ADC).
- Interrupt (I):** Setting this bit causes all interrupts, except a software interrupt, to be masked. If an interrupt occurs with the bit I set, it is latched. It will be processed the instant the interrupt mask bit is reset. (More specifically, it will enter the interrupt processing routine after the instruction following the CLI has been executed.)
- Negative (N):** Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is negative (bit 7 is logic "1").
- Zero (Z):** Used to indicate that the result of the most recent arithmetic operation, logical operation or data processing is zero.
- Carry/Borrow (C):** Represents a carry or borrow that occurred in the most recent arithmetic operation. This bit is also affected by the Bit Test and Branch instruction and a Rotate instruction.

■ INTERRUPT

There are six different types of interrupt: external interrupts ( $\overline{INT}$ ,  $\overline{INT}_2$ ), internal timer interrupts (TIMER,  $TIMER_2$ ), serial interrupt (SCI) and interrupt by an instruction (SWI).

Of these six interrupts, the  $\overline{INT}_2$  and  $TIMER$  or the SCI and  $TIMER_2$  generate the same vector address, respectively.

When an interrupt occurs, the program in progress stops and the then CPU status is saved onto the stack. And then, the interrupt mask bit (I) of the condition code register is set and the start address of the interrupt processing routine is obtained from a particular interrupt vector address. Then the interrupt routine starts from the start address. System can exit from the interrupt routine by an RTI instruction. When this instruction is executed, the CPU status before the interrupt (saved onto the stack) is pulled and the CPU restarts the sequence with the instruction next to the one at which the interrupt occurred. Table 1 lists the priority of interrupts and their vector addresses.

Table 1 Priority of Interrupts

Interrupt	Priority	Vector Address
RES	1	\$1FFE, \$1FFF
SWI	2	\$1FFC, \$1FFD
$\overline{INT}$	3	\$1FFA, \$1FFB
TIMER/ $\overline{INT}_2$	4	\$1FF8, \$1FF9
SCI/TIMER <sub>2</sub>	5	\$1FF6, \$1FF7

A flowchart of the interrupt sequence is shown in Fig. 12. A block diagram of the interrupt request source is shown in Fig. 13.




Figure 12 Interrupt Flow Chart



In the block diagram, both the external interrupts  $\overline{\text{INT}}$  and  $\overline{\text{INT}}_2$  are edge trigger inputs. At the falling edge of each input, an interrupt request is generated, and latched. The  $\overline{\text{INT}}$  interrupt request is automatically cleared if jumping is made to the  $\overline{\text{INT}}$  processing routine. Meanwhile, the  $\overline{\text{INT}}_2$  request is cleared if "0" is written in bit 7 of the miscellaneous register.

For the external interrupts ( $\overline{\text{INT}}$ ,  $\overline{\text{INT}}_2$ ), internal timer interrupts (TIMER,  $\text{TIMER}_2$ ) and serial interrupt (SCI), each interrupt request is held, but not processed, if the I bit of the condition code register is set. Immediately after the I bit is cleared, the corresponding interrupt processing starts according to the priority.


The  $\text{INT}_2$  interrupt can be masked by setting bit 6 of the miscellaneous register; the TIMER interrupt by setting bit 6 of the timer control register; the SCI interrupt by setting bit 5 of the serial status register; and the  $\text{TIMER}_2$  interrupt by setting bit 4 of the serial status register.

The status of the  $\overline{\text{INT}}$  terminal can be tested by a BIL or BIH instruction. The  $\overline{\text{INT}}$  falling edge detector circuit and its latching circuit are independent of testing by these instructions. This is also true with the status of the  $\overline{\text{INT}}_2$  terminal.

• **Miscellaneous Register (MR; \$000A)**

The interrupt vector address for the external interrupt  $\overline{\text{INT}}_2$  is the same as that for the TIMER interrupt, as shown in Table 1. For this reason, a special register called the miscellaneous register (MR; \$000A) is available to control the  $\overline{\text{INT}}_2$  interrupts.

Bit 7 of this register is the  $\overline{\text{INT}}_2$  interrupt request flag. When the falling edge is detected at the  $\overline{\text{INT}}_2$  terminal, "1" is set in bit 7. Then the software in the interrupt routine (vector addresses: \$1FF8, \$1FF9) checks bit 7 to see if it is  $\overline{\text{INT}}_2$  interrupt. Bit 7 can be reset by software.



Miscellaneous Register (MR; \$000A)

Bit 6 is the  $\overline{\text{INT}}_2$  interrupt mask bit. If this bit is set to "1", then the  $\overline{\text{INT}}_2$  interrupt is disabled. Both read and write are possible with bit 7 but "1" cannot be written in this bit by software. This means that an interrupt request by software is impossible.

When reset, bit 7 is cleared to "0" and bit 6 is set to "1".

■ **TIMER**

Figure 14 shows a MPU timer block diagram. The timer data register is loaded by software and, upon receipt of a clock input, begins to count down. When the timer data




Figure 13 Interrupt Request Generation Circuitry

register (TDR) becomes "0", the timer interrupt request bit (bit 7) in the timer control register is set. In response to the interrupt request, the CPU saves its status into the stack and fetches timer interrupt routine address from addresses \$1FF8 and \$1FF9 and execute the interrupt routine. The timer interrupt can be masked by setting the timer interrupt mask bit (bit 6) in the timer control register. The mask bit (I) in the condition code register can also mask the timer interrupt.

The source clock to the timer can be either an external signal from the timer input terminal or the internal E signal (the oscillator clock divided by 4). If the E signal is used as the source, the clock input can be gated by the input to the timer input terminal.

Once the timer count has reached "0", it starts counting down with "\$FF". The count can be monitored whenever desired by reading the timer data register. This permits the program to know the length of time having passed after the occurrence of a timer interrupt, without disturbing the contents of the counter.


When the MPU is reset, both the prescaler and counter are initialized to logic "1". The timer interrupt request bit (bit 7) then is cleared and the timer interrupt mask bit (bit 6) is set.

To clear the timer interrupt request bit (bit 7), it is necessary to write "0" in that bit.

• **Timer Control Register (TCR; \$0009)**

Selection of a clock source, selection of a prescaler frequency division ratio, and a timer interrupt can be controlled by the timer control register (TCR; \$0009).

For the selection of a clock source, any one of the four modes (see Table 2) can be selected by bits 5 and 4 of the timer control register (TCR).



After reset, the TCR is initialized to "E under timer terminal control" (bit 5 = 0, bit 4 = 1). If the timer terminal is "1", the counter starts counting down with "\$FF" immediately after reset.

When "1" is written in bit 3, the prescaler is initialized. This bit always shows "0" when read.

TCR7	Timer interrupt request
0	Absent
1	Present
TCR6	Timer interrupt mask
0	Enabled
1	Disabled

Table 2 Clock Source Selection

TCR		Clock input source
Bit 5	Bit 4	
0	0	Internal clock E
0	1	E under timer terminal control
1	0	No clock input (counting stopped)
1	1	Event input from timer terminal




Figure 14 Timer Block Diagram



A prescaler division ratio is selected by the combination of three bits (bits 0, 1 and 2) of the timer control register (see Table 3). There are eight different division ratios: ÷1, ÷2, ÷4, ÷8, ÷16, ÷32, ÷64 and ÷128. After reset, the TCR is set to the ÷1 mode.

Table 3 Prescaler Division Ratio Selection

TCR			Prescaler division ratio
Bit 2	Bit 1	Bit 0	
0	0	0	÷1
0	0	1	÷2
0	1	0	÷4
0	1	1	÷8
1	0	0	÷16
1	0	1	÷32
1	1	0	÷64
1	1	1	÷128

A timer interrupt is enabled when the timer interrupt mask bit is "0", and disabled when the bit is "1". When a timer interrupt occurs, "1" is set in the timer interrupt request bit. This bit can be cleared by writing "0" in that bit.

■ SERIAL COMMUNICATION INTERFACE (SCI)

This interface is used for serial transmission or reception of 8-bit data. Sixteen transfer rates are available in the range from 1 μs to approx. 32 ms (for oscillation at 4 MHz).

The SCI consists of three registers, one eighth counter and one prescaler. (See Fig. 15.) SCI communicates with the CPU via the data bus, and with the outside world through bits 5, 6 and 7 of port C. Described below are the operations of each register and data transfer.

● SCI Control Register (SCR; \$0010)





Figure 15 SCI Block Diagram

SCR7	C <sub>7</sub> terminal
0	Used as I/O terminal (by DDR).
1	Serial data output (DDR output)

SCR6	C <sub>6</sub> terminal
0	Used as I/O terminal (by DDR).
1	Serial data input (DDR input)

SCR5	SCR4	Clock source	C <sub>5</sub> terminal
0	0	—	Used as I/O terminal (by DDR).
0	1	—	
1	0	Internal	Clock output (DDR output)
1	1	External	Clock input (DDR input)

**Bit 7 (SCR7)**

When this bit is set, the DDR corresponding to the C<sub>7</sub> becomes "1" and this terminal serves for output of SCI data. After reset, the bit is cleared to "0".

**Bit 6 (SCR6)**

When this bit is set, the DDR corresponding to the C<sub>6</sub> becomes "0" and this terminal serves for input of SCI data. After reset, the bit is cleared to "0".

**Bits 5 and 4 (SCR5, SCR4)**

These bits are used to select a clock source. After reset, the bits are cleared to "0".

**Bits 3 – 0 (SCR3 – SCR0)**


These bits are used to select a transfer clock rate. After reset, the bits are cleared to "0".

SCR3	SCR2	SCR1	SCR0	Transfer clock rate	
				4.00 MHz	4.194 MHz
0	0	0	0	1 μs	0.95 μs
0	0	0	1	2 μs	1.91 μs
0	0	1	0	4 μs	3.82 μs
0	0	1	1	8 μs	7.64 μs
?	?	?	?	?	?
1	1	1	1	32768 μs	1/32 s

**●SCI Data Register (SDR; \$0012)**

A serial-parallel conversion register that is used for transfer of data.

**●SCI Status Register (SSR; \$0011)**



**Bit 7 (SSR7)**

Bit 7 is the SCI interrupt request bit which is set upon completion of transmitting or receiving 8-bit data. It is cleared when reset or data is written to or read from the SCI data register with the SCR5="1". The bit can also be cleared by writing "0" in it.

**Bit 6 (SSR6)**

Bit 6 is the TIMER<sub>2</sub> interrupt request bit. TIMER<sub>2</sub> is multiplexed with the serial clock generator, and SSR6 is set each time the internal transfer clock falls. When reset, the bit is cleared. It also be cleared by writing "0" in it. (For details, see TIMER<sub>2</sub>.)

**Bit 5 (SSR5)**

Bit 5 is the SCI interrupt mask bit which can be set or cleared by software. When it is "1", the SCI interrupt (SSR7) is masked. When reset, it is set to "1".

**Bit 4 (SSR4)**

Bit 4 is the TIMER<sub>2</sub> interrupt mask bit which can be set or cleared by software. When the bit is "1", the TIMER<sub>2</sub> interrupt (SSR6) is masked. When reset, it is set to "1".

**Bit 3 (SSR3)**

When "1" is written in this bit, the prescaler of the transfer clock generator is initialized. When read, the bit always is "0".

**Bits 2 – 0**

Not used.

SSR7	SCI interrupt request
0	Absent
1	Present

SSR6	TIMER <sub>2</sub> interrupt request
0	Absent
1	Present

SSR5	SCI interrupt mask
0	Enabled
1	Disabled

SSR4	TIMER <sub>2</sub> interrupt mask
0	Enabled
1	Disabled

**●Data Transmission**

By writing the desired control bits into the SCI control registers, a transfer rate and a source of transfer clock are determined and bits 7 and 5 of port C are set at the serial data output terminal and the serial clock terminal, respectively. The transmit data should be stored from the accumulator or index register into the SCI data register. The data written in the SCI data register is output from the C<sub>7</sub>/Tx terminal, starting with the LSB, synchronously with the falling edge of the serial clock. (See Fig. 16.) When 8 bit of

data have been transmitted, the interrupt request bit is set in bit 7 of the SCI status register with the rising edge of the last serial clock. This request can be masked by setting bit 5 of the SCI status register. Once the data has been sent, the 8th bit data (MSB) stays at the C<sub>7</sub>/Tx terminal. If an external clock source has been selected, the transfer rate determined by bits 0 – 3 of the SCI control register is ignored, and the C<sub>5</sub>/ $\overline{CK}$  terminal is set as input. If the internal clock has been selected, the C<sub>5</sub>/ $\overline{CK}$  terminal is set as output and clocks are output at the transfer rate selected by bits 0 – 3 of the SCI control register.




Figure 16 SCI Timing Chart


• Data Reception

By writing the desired control bits into the SCI control register, a transfer rate and a source of transfer clock are determined and bit 6 and 5 of port C are set at the serial data input terminal and the serial clock terminal, respectively. Then dummy-writing or -reading the SCI data register, the system is ready for receiving data. (This procedure is not needed after reading the subsequent received data. It must be taken after reset and after not reading the subsequent received data.)

The data from the C<sub>6</sub>/Rx terminal is input to the SCI data register synchronously with the rising edge of the serial clock (see Fig. 16). When 8 bits of data have been received, the interrupt request bit is set in bit 7 of the SCI status register. This request can be masked by setting bit 5 of the SCI status register. If an external clock source has been selected, the transfer rate determined by bits 0 – 3 of the SCI control register is ignored and the data is received synchronously with the clock from the C<sub>5</sub>/ $\overline{CK}$  terminal. If the internal clock has been selected, the C<sub>5</sub>/ $\overline{CK}$  terminal is set as output and clocks are output at the transfer rate selected by bits 0 – 3 of the SCI control register.

• TIMER<sub>2</sub>

The SCI transfer clock generator can be used as a timer. The clock selected by bits 3 – 0 of the SCI control register (4 $\mu$ s – approx. 32 ms (for oscillation at 4 MHz)) is input to bit 6 of the SCI status register and the TIMER<sub>2</sub> interrupt request bit is set at each falling edge of the clock. Since interrupt requests occur periodically, TIMER<sub>2</sub> can be used as a reload counter or clock.



- ① : Transfer clock generator is reset and mask bit (bit 4 of SCI status register) is cleared.
- ②, ④ : TIMER<sub>2</sub> interrupt request
- ③, ⑤ : TIMER<sub>2</sub> interrupt request bit cleared


TIMER<sub>2</sub> is multiplexed with the SCI transfer clock generator. If wanting to use TIMER<sub>2</sub> independently of the SCI, specify “External” (SCR5 = 1, SCR4 = 1) as the SCI clock source.

If “Internal” is selected as the clock source, reading or writing the SDR causes the prescaler of the transfer clock generator to be initialized.

■ I/O PORTS

There are 24 input/output terminals (ports A, B, C). Each I/O terminal can be selected for either input or output by the data direction register. More specifically, an I/O port will be input if “0” is written in the data direction register, and output if “1” is written in the data direction register. Port A, B or C reads latched data if it has been programmed as output, even with the output level being fluctuated by the output load. (See Fig. 17.)

When reset, the data direction register and data register go to “0” and all the input/output terminals are used as input.



Bit of data direction register	Bit of output data	Status of output	Input to CPU
1	0	0	0
1	1	1	1
0	X	3-state	Pin

Figure 17 Input/Output Port Diagram

Seven input-only terminals are available (port D). Writing to an input terminal is invalid.

All input/output terminals and input terminals are TTL compatible and CMOS compatible in respect of both input and output.

If I/O ports or input ports are not used, they should be connected to V<sub>SS</sub> via resistors. With none connected to these terminals, there is the possibility of power being consumed despite that they are not used.

■ RESET

The MPU can be reset either by external reset input ( $\overline{RES}$ ) or power-on reset. (See Fig. 18.) On power up, the reset input must be held “Low” for at least t<sub>0SC</sub> to assure that the internal oscillator is stabilized. A sufficient time of delay can be obtained by connecting a capacitance to the  $\overline{RES}$  input as shown in Fig. 19.




Figure 18 Power On and Reset Timing




Figure 19 Input Reset Delay Circuit

■ INTERNAL OSCILLATOR

The internal oscillator circuit is designed to meet the





Figure 20 Internal Oscillator Circuit


requirement for minimum external configurations. It can be driven by connecting a crystal (AT cut 2.0 – 8.0MHz) or ceramic oscillator between pins 5 and 6 depending on the required oscillation frequency stability.

Three different terminal connections are shown in Fig. 20. Figs. 21, and 22 illustrate the specifications and typical arrangement of the crystal, respectively.



AT Cut  
Parallel Resonance  
C<sub>0</sub> = 7pF max.  
f = 2.0 ~ 8.0MHz  
R<sub>s</sub> = 60Ω max.

Figure 21 Parameters of Crystal



[NOTE] Use as short wirings as possible for connection of the crystal with the EXTAL and XTAL terminals. Do not allow these wirings to cross others.

Figure 22 Typical Crystal Arrangement

■ LOW POWER DISSIPATION MODE

The HD6305X2 and the HD6305Y2 provides three low power dissipation modes: wait, stop and standby.

● Wait Mode

When WAIT instruction being executed, the MPU enters into the wait mode. In this mode, the oscillator stays active but the internal clock stops. The CPU stops but the peripheral functions – the timer and the serial communication interface – stay active. (NOTE: Once the system has entered the wait mode, the serial communication interface can no longer be retriggered.) In the wait mode, the registers, RAM and I/O terminals hold their condition just before entering into the wait mode.

The escape from this mode can be done by interrupt (INT, TIMER/INT<sub>2</sub> or SCI/TIMER<sub>2</sub>), RES or STBY. The RES resets the MPU and the STBY brings it into the standby mode. (This will be mentioned later.)

When interrupt is requested to the CPU and accepted, the wait mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the wait mode the MPU executes the instruction next to the WAIT. If an interrupt other than the INT (i.e., TIMER/INT<sub>2</sub> or SCI/TIMER<sub>2</sub>) is masked by the timer control

register, miscellaneous register or serial status register, there is no interrupt request to the CPU, so the wait mode cannot be released.

Fig. 23 shows a flowchart for the wait function.

#### • Stop Mode

When STOP instruction being executed, MPU enters into the stop mode. In this mode, the oscillator stops and the CPU and peripheral functions become inactive but the RAM, registers and I/O terminals hold their condition just before entering into the stop mode.

The escape from this mode can be done by an external interrupt ( $\overline{INT}$  or  $\overline{INT}_2$ ),  $\overline{RES}$  or  $\overline{STBY}$ . The  $\overline{RES}$  resets the MPU and the  $\overline{STBY}$  brings into the standby mode.

When interrupt is requested to the CPU and accepted, the stop mode escapes, then the CPU is brought to the operation mode and vectors to the interrupt routine. If the interrupt is masked by the I bit of the condition code register, after releasing from the stop mode, the MPU executes the instruction next to the STOP. If the  $\overline{INT}_2$  interrupt is masked by the miscellaneous register, there is no interrupt request to the MPU, so the stop mode cannot be released.

Fig. 24 shows a flowchart for the stop function. Fig. 25 shows a timing chart of return to the operation mode from the stop mode.

For releasing from the stop mode by an interrupt, oscillation starts upon input of the interrupt and, after the internal delay time for stabilized oscillation, the CPU becomes active.

For restarting by  $\overline{RES}$ , oscillation starts when the  $\overline{RES}$  goes "0" and the CPU restarts when the  $\overline{RES}$  goes "1". The duration of  $\overline{RES}$ ="0" must exceed  $t_{osc}$  to assure stabilized oscillation.

#### • Standby Mode

The MPU enters into the standby mode when the  $\overline{STBY}$  terminal goes "Low". In this mode, all operations stop and the internal condition is reset but the contents of the RAM are hold. The I/O terminals turn to high-impedance state. The standby mode should escape by bringing  $\overline{STBY}$  "High". The CPU must be restarted by reset. The timing of input signals at the  $\overline{RES}$  and  $\overline{STBY}$  terminals is shown in Fig. 26.

Table 4 lists the status of each parts of the MPU in each low power dissipation modes. Transitions between each mode are shown in Fig. 27.

(Note) When I bit of condition code register is "1" and interrupt ( $\overline{INT}$ ,  $\overline{TIMER}/\overline{INT}_2$ ,  $\overline{SCI}/\overline{TIMER}_2$ ) is held, MPU does not enter WAIT mode by the execution of WAIT instruction.

In that case, after the 4 dummy cycles MCU executes the next instruction.

In the same way, when external interrupts ( $\overline{INT}$ ,  $\overline{INT}_2$ ) are held at the bit I set, MPU does not enter STOP mode by the execution of STOP instruction. In that case, also, MPU executes the next instruction after the 4 dummy cycles.




Figure 23 Wait Mode Flow Chart




Figure 24 Stop Mode Flow Chart




Figure 25 Timing Chart of Releasing from Stop Mode




Figure 26 Timing Chart of Releasing from Standby Mode

Table 4 Status of Each Part of MPU in Low Power Dissipation Modes

Mode	Start		Condition						Escape
			Oscillator	CPU	Timer, Serial	Register	RAM	I/O terminal	
WAIT	Software	WAIT instruction	Active	Stop	Active	Keep	Keep	Keep	STBY, RES, INT, INT <sub>2</sub> , each interrupt request of TIMER, TIMER <sub>2</sub> , SCI
STOP		STOP instruction	Stop	Stop	Stop	Keep	Keep	Keep	STBY, RES, INT, INT <sub>2</sub>
Standby	Hardware	STBY="Low"	Stop	Stop	Stop	Reset	Keep	High impedance	STBY="High"






Figure 27 Transitions among Active Mode, Wait Mode, Stop Mode, Standby Mode and Reset

■ BIT MANIPULATION

The MPU can use a single instruction (BSET or BCLR) to set or clear one bit of the RAM within page 0 or an I/O port (except the write-only registers such as the data direction register). Every bit of memory or I/O within page 0 (\$00 – \$FF) can be tested by the BRSET or BRCLR instruction; depending on the result of the test, the program can branch to required destinations. Since bits in the RAM, or I/O can be manipulated, the user may use a bit within the RAM as a flag or handle a single I/O bit as an independent I/O terminal. Fig. 28 shows an example of bit manipulation and the validity of test instructions. In the example, the program is configured assuming that bit 0 of port A is connected to a zero cross detector circuit and bit 1 of the same port to the trigger of a triac.

The program shown can activate the triac within a time of 10µs from zero-crossing through the use of only 7 bytes on the memory. The on-chip timer provides a required time of delay and pulse width modulation of power is also possible.

```

SELF 1.  BRCLR 0, PORT A, SELF 1
          BSET 1, PORT A
          BCLR 1, PORT A
          ⋮
    
```

Figure 28 Example of Bit Manipulation

■ ADDRESSING MODES

Ten different addressing modes are available to the MPU.

• Immediate

See Fig. 29. The immediate addressing mode provides access to a constant which does not vary during execution of the program.

This access requires an instruction length of 2 bytes. The effective address (EA) is PC and the operand is fetched from

the byte that follows the operation code.

• Direct

See Fig. 30. In the direct addressing mode, the address of the operand is contained in the 2nd byte of the instruction. The user can gain direct access to memory up to the lower 255th address. All RAM (HD6305X2) or 192 bytes of RAM (HD6305Y2), and I/O registers are on page 0 of address space so that the direct addressing mode may be utilized.

• Extended

See Fig. 31. The extended addressing is used for referencing to all addresses of memory. The EA is the contents of the 2 bytes that follow the operation code. An extended addressing instruction requires 3 bytes.

• Relative

See Fig. 32. The relative addressing mode is used with branch instructions only. When a branch occurs, the program counter is loaded with the contents of the byte following the operation code.  $EA = (PC) + 2 + Rel.$ , where Rel. indicates a signed 8-bit data following the operation code. If no branch occurs, Rel. = 0. When a branch occurs, the program jumps to any byte in the range +129 to -127. A branch instruction requires 2 bytes.

• Indexed (No Offset)

See Fig. 33. The indexed addressing mode allows access up to the lower 255th address of memory. In this mode, an instruction requires a length of one byte. The EA is the contents of the index register.

• Indexed (8-bit Offset)

See Fig. 34. The EA is the contents of the byte following the operation code, plus the contents of the index register. This mode allows access up to the lower 511th address of memory. Each instruction when used in the index addressing mode (8-bit offset) requires 2 bytes.

• Indexed (16-bit Offset)

See Fig. 35. The contents of the 2 bytes following the operation code are added to content of the index register to compute the value of EA. In this mode, the complete memory can be accessed. When used in the indexed addressing mode (16-bit offset), an instruction requires 3 bytes.

• Bit Set/Clear

See Fig. 36. This addressing mode is applied to the BSET and BCLR instructions that can set or clear any bit on page 0. The lower 3 bits of the operation code specify the bit to be set or cleared. The byte that follows the operation code indicates an address within page 0.

• Bit Test and Branch

See Fig. 37. This addressing mode is applied to the BRSET and BRCLR instructions that can test any bit within page 0 and can be branched in the relative addressing mode. The byte to be tested is addressed depending on the contents of the byte following the operation code. Individual bits within the byte to be tested are specified by the lower 3 bits of the operation code. The 3rd byte represents a relative value which will be added to the program counter when a branch condition is established. Each of these instructions requires 3 bytes. The value of the test bit is written in the carry bit of the condition code register.

• Implied

See Fig. 38. This mode involves no EA. All information needed for execution of an instruction is contained in the operation code. Direct manipulation on the accumulator and index register is included in the implied addressing mode. Other instructions such as SWI and RTI are also used in this mode. All instructions used in the implied addressing mode requires one byte.




Figure 29 Example of Immediate Addressing




Figure 30 Example of Direct Addressing




Figure 31 Example of Extended Addressing




Figure 32 Example of Relative Addressing




Figure 33 Example of Indexed (No Offset) Addressing




Figure 34 Example of Index (8-bit Offset) Addressing




Figure 35 Example of Index (16-bit Offset) Addressing




Figure 36 Example of Bit Set/Clear Addressing




Figure 37 Example of Bit Test and Branch Addressing




Figure 38 Example of Implied Addressing

■ INSTRUCTION SET

There are 62 basic instructions available to the HD6305X2 and the HD6305Y2. They can be classified into five categories: register/memory, read/modify/write, branch, bit manipulation, and control. The details of each instruction are described in Tables 5 through 11.

● Register/Memory Instructions

Most of these instructions use two operands. One operand is either an accumulator or index register. The other is derived from memory using one of the addressing modes used on the HD6305X2 and the HD6305Y2. There is no register operand in the unconditional jump instruction (JMP) and the subroutine jump instruction (JSR). See Table 5.

● Read/Modify/Write Instructions

These instructions read a memory or register, then modify or test its contents, and write the modified value into the memory or register. Zero test instruction (TST) does not write data, and is handled as an exception in the read/modify/write group. See Table 6.

● Branch Instructions

A branch instruction branches from the program sequence in progress if a particular condition is established. See Table 7.

● Bit Manipulation Instructions

These instructions can be used with any bit located up to the lower 255th address of memory. Two groups are available; one for setting or clearing and the other for bit testing and branching. See Table 8.

● Control Instructions

The control instructions control the operation of the MPU which is executing a program. See Table 9.

● List of Instructions in Alphabetical Order

Table 10 lists all the instructions used on the HD6305X2 and the HD6305Y2 MPU in the alphabetical order.

● Operation Code Map

Table 11 shows the operation code map for the instructions used on the MPU.

Table 5 Register/Memory Instructions

Operations	Mnemonic	Addressing Modes												Boolean/ Arithmetic Operation	Condition Code										
		Immediate			Direct			Extended			Indexed (No Offset)		Indexed (8-Bit Offset)		Indexed (16-Bit Offset)		H	I	N	Z	C				
		OP	#	~	OP	#	~	OP	#	~	OP	#	~		OP	#						~			
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5	M→A	●	●	^	^	●
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5	M→X	●	●	^	^	●
Store A in Memory	STA	—	—	—	B7	2	3	C7	3	4	F7	1	4	E7	2	4	D7	3	5	A→M	●	●	^	^	●
Store X in Memory	STX	—	—	—	BF	2	3	CF	3	4	FF	1	4	EF	2	4	DF	3	5	X→M	●	●	^	^	●
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5	A+M→A	^	●	^	^	^
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5	A+M+C→A	^	●	^	^	^
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5	A-M→A	●	●	^	^	^
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5	A-M-C→A	●	●	^	^	^
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5	A·M→A	●	●	^	^	●
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5	A+M→A	●	●	^	^	●
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5	A⊕M→A	●	●	^	^	●
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5	A-M	●	●	^	^	^
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5	X-M	●	●	^	^	^
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5	A·M	●	●	^	^	●
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4		●	●	●	●	●
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	5	DD	3	6		●	●	●	●	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles

Table 6 Read/Modify/Write Instructions

Operations	Mnemonic	Addressing Modes										Boolean/Arithmetic Operation	Condition Code												
		Implied(A)		Implied(X)		Direct		Indexed (No Offset)		Indexed (8-Bit Offset)			H	I	N	Z	C								
		OP	#	~	OP	#	~	OP	#	~	OP							#	~						
Increment	INC	4C	1	2	5C	1	2	3C	2	5	7C	1	5	6C	2	6	A+1→A or X+1→X or M+1→M				●	●	^	^	●
Decrement	DEC	4A	1	2	5A	1	2	3A	2	5	7A	1	5	6A	2	6	A-1→A or X-1→X or M-1→M				●	●	^	^	●
Clear	CLR	4F	1	2	5F	1	2	3F	2	5	7F	1	5	6F	2	6	00→A or 00→X or 00→M				●	●	0	1	●
Complement	COM	43	1	2	53	1	2	33	2	5	73	1	5	63	2	6	Ā→A or X̄→X or M̄→M				●	●	^	^	1
Negate (2's Complement)	NEG	40	1	2	50	1	2	30	2	5	70	1	5	60	2	6	00→A→A or 00→X→X or 00→M→M				●	●	^	^	^
Rotate Left Thru Carry	ROL	49	1	2	59	1	2	39	2	5	79	1	5	69	2	6					●	●	^	^	^
Rotate Right Thru Carry	ROR	46	1	2	56	1	2	36	2	5	76	1	5	66	2	6					●	●	^	^	^
Logical Shift Left	LSL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6					●	●	^	^	^
Logical Shift Right	LSR	44	1	2	54	1	2	34	2	5	74	1	5	64	2	6					●	●	0	^	^
Arithmetic Shift Right	ASR	47	1	2	57	1	2	37	2	5	77	1	5	67	2	6					●	●	^	^	^
Arithmetic Shift Left	ASL	48	1	2	58	1	2	38	2	5	78	1	5	68	2	6	Equal to LSL				●	●	^	^	^
Test for Negative or Zero	TST	4D	1	2	5D	1	2	3D	2	4	7D	1	4	6D	2	5	A-00 or X-00 or M-00				●	●	^	^	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles

Table 7 Branch Instructions

Operations	Mnemonic	Addressing Modes			Branch Test	Condition Code				
		Relative				H	I	N	Z	C
		OP	#	~						
Branch Always	BRA	20	2	3	None	●	●	●	●	●
Branch Never	BRN	21	2	3	None	●	●	●	●	●
Branch IF Higher	BHI	22	2	3	C+Z=0	●	●	●	●	●
Branch IF Lower or Same	BLS	23	2	3	C+Z=1	●	●	●	●	●
Branch IF Carry Clear	BCC	24	2	3	C=0	●	●	●	●	●
(Branch IF Higher or Same)	(BHS)	24	2	3	C=0	●	●	●	●	●
Branch IF Carry Set	BCS	25	2	3	C=1	●	●	●	●	●
(Branch IF Lower)	(BLO)	25	2	3	C=1	●	●	●	●	●
Branch IF Not Equal	BNE	26	2	3	Z=0	●	●	●	●	●
Branch IF Equal	BEQ	27	2	3	Z=1	●	●	●	●	●
Branch IF Half Carry Clear	BHCC	28	2	3	H=0	●	●	●	●	●
Branch IF Half Carry Set	BHCS	29	2	3	H=1	●	●	●	●	●
Branch IF Plus	BPL	2A	2	3	N=0	●	●	●	●	●
Branch IF Minus	BMI	2B	2	3	N=1	●	●	●	●	●
Branch IF Interrupt Mask Bit is Clear	BMC	2C	2	3	I=0	●	●	●	●	●
Branch IF Interrupt Mask Bit is Set	BMS	2D	2	3	I=1	●	●	●	●	●
Branch IF Interrupt Line is Low	BIL	2E	2	3	INT=0	●	●	●	●	●
Branch IF Interrupt Line is High	BIH	2F	2	3	INT=1	●	●	●	●	●
Branch to Subroutine	BSR	AD	2	5	—	●	●	●	●	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles

Table 8 Bit Manipulation Instructions

Operations	Mnemonic	Addressing Modes						Boolean/Arithmetic Operation	Branch Test	Condition Code				
		Bit Set/Clear			Bit Test and Branch					H	I	N	Z	C
		OP	#	~	OP	#	~							
Branch IF Bit n is set	BRSET n(n=0...7)	—	—	—	2·n	3	5	—	Mn=1	●	●	●	●	^
Branch IF Bit n is clear	BRCLR n(n=0...7)	—	—	—	01+2·n	3	5	—	Mn=0	●	●	●	●	^
Set Bit n	BSET n(n=0...7)	10+2·n	2	5	—	—	—	1→Mn	—	●	●	●	●	●
Clear Bit n	BCLR n(n=0...7)	11+2·n	2	5	—	—	—	0→Mn	—	●	●	●	●	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles

Table 9 Control Instructions

Operations	Mnemonic	Addressing Modes			Boolean Operation	Condition Code				
		OP	#	~		H	I	N	Z	C
Transfer A to X	TAX	97	1	2	A→X	●	●	●	●	●
Transfer X to A	TXA	9F	1	2	X→A	●	●	●	●	●
Set Carry Bit	SEC	99	1	1	1→C	●	●	●	●	1
Clear Carry Bit	CLC	98	1	1	0→C	●	●	●	●	0
Set Interrupt Mask Bit	SEI	9B	1	2	1→I	●	1	●	●	●
Clear Interrupt Mask Bit	CLI	9A	1	2	0→I	●	0	●	●	●
Software Interrupt	SWI	83	1	10		●	1	●	●	●
Return from Subroutine	RTS	81	1	5		●	●	●	●	●
Return from Interrupt	RTI	80	1	8		?	?	?	?	?
Reset Stack Pointer	RSP	9C	1	2	\$FF→SP	●	●	●	●	●
No-Operation	NOP	9D	1	1	Advance Prog. Cntr. Only	●	●	●	●	●
Decimal Adjust A	DAA	8D	1	2	Converts binary add of BCD characters into BCD format	●	●	^	^	^*
Stop	STOP	8E	1	4		●	●	●	●	●
Wait	WAIT	8F	1	4		●	●	●	●	●

Symbols: Op = Operation  
 # = Number of bytes  
 ~ = Number of cycles  
 \* Are BCD characters of upper byte 10 or more? (They are not cleared if set in advance.)

Table 10 Instruction Set (in Alphabetical Order)

Mnemonic	Addressing Modes										Condition Code				
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/Clear	Bit Test & Branch	H	I	N	Z	C
ADC		x	x	x		x	x	x			^	●	^	^	^
ADD		x	x	x		x	x	x			^	●	^	^	^
AND		x	x	x		x	x	x			●	●	^	^	●
ASL	x		x			x	x				●	●	^	^	^
ASR	x		x			x	x				●	●	^	^	^
BCC					x						●	●	●	●	●
BCLR									x		●	●	●	●	●
BCS					x						●	●	●	●	●
BEQ					x						●	●	●	●	●
BHCC					x						●	●	●	●	●
BHCS					x						●	●	●	●	●
BHI					x						●	●	●	●	●
(BHS)					x						●	●	●	●	●
BIH					x						●	●	●	●	●
BIL					x						●	●	●	●	●
BIT		x	x	x		x	x	x			●	●	^	^	●
(BLO)					x						●	●	●	●	●
BLS					x						●	●	●	●	●
BMC					x						●	●	●	●	●
BMI					x						●	●	●	●	●
BMS					x						●	●	●	●	●
BNE					x						●	●	●	●	●
BPL					x						●	●	●	●	●
BRA					x						●	●	●	●	●

Condition Code Symbols:  
 H Half Carry (From Bit 3)      C Carry/Borrow  
 I Interrupt Mask                ^ Test and Set if True, Cleared Otherwise  
 N Negative (Sign Bit)           ● Not Affected  
 Z Zero                             ? Load CC Register From Stack

(to be continued)



Table 10 Instruction Set (in Alphabetical Order)

Mnemonic	Addressing Modes										Condition Code				
	Implied	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8-Bit)	Indexed (16-Bit)	Bit Set/ Clear	Bit Test & Branch	H	I	N	Z	C
BRN					x						●	●	●	●	●
BRCLR										x	●	●	●	●	^
BRSET										x	●	●	●	●	^
BSET									x		●	●	●	●	●
BSR					x						●	●	●	●	●
CLC	x										●	●	●	●	0
CLI	x										●	0	●	●	●
CLR	x		x			x	x				●	●	0	1	●
CMP		x	x	x		x	x	x			●	●	^	^	^
COM	x		x			x	x				●	●	^	^	1
CPX		x	x	x		x	x	x			●	●	^	^	^
DAA	x										●	●	^	^	^
DEC	x		x			x	x				●	●	^	^	●
EOR		x	x	x		x	x	x			●	●	^	^	^
INC	x		x			x	x				●	●	^	^	●
JMP			x	x		x	x	x			●	●	●	●	●
JSR			x	x		x	x	x			●	●	●	●	●
LDA		x	x	x		x	x	x			●	●	^	^	●
LDX		x	x	x		x	x	x			●	●	^	^	●
LSL	x		x			x	x				●	●	^	^	^
LSR	x		x			x	x				●	●	0	^	^
NEG	x		x			x	x				●	●	^	^	^
NOP	x										●	●	●	●	●
ORA		x	x	x		x	x	x			●	●	^	^	●
ROL	x		x			x	x				●	●	^	^	^
ROR	x		x			x	x				●	●	^	^	^
RSP	x										?	?	?	?	?
RTI	x										?	?	?	?	?
RTS	x										●	●	●	●	●
SBC		x	x	x		x	x	x			●	●	^	^	^
SEC	x										●	●	●	●	1
SEI	x										●	1	●	●	●
STA			x	x		x	x	x			●	●	^	^	●
STOP	x										●	●	●	●	●
STX			x	x		x	x	x			●	●	^	^	●
SUB		x	x	x		x	x	x			●	●	^	^	^
SWI	x										●	1	●	●	●
TAX	x										●	●	●	●	●
TST	x		x			x	x				●	●	^	^	●
TXA	x										●	●	●	●	●
WAIT	x										●	●	●	●	●

Condition Code Symbols:

- |   |                         |   |   |
|---|-------------------------|---|---|
| H | Half Carry (From Bit 3) | C | Carry/Borrow                            |
| I | Interrupt Mask          | ^ | Test and Set if True, Cleared Otherwise |
| N | Negative (Sign Bit)     | ● | Not Affected                            |
| Z | Zero                    | ? | Load CC Register From Stack             |

Table 11 Operation Code Map

Bit Manipulation		Branch	Read/Modify/Write					Control		Register/Memory							
Test & Branch	Set/Clear	Rel	DIR	A	X	,X1	,X0	IMP	IMP	IMM	DIR	EXT	,X2	,X1	,X0		
0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
0	BRSET0	BSET0	BRA	NEG				RTI*	—	SUB						0	
1	BRCLR0	BCLR0	BRN	—				RTS*	—	CMP						1	
2	BRSET1	BSET1	BHI	—				—	—	SBC						2	
3	BRCLR1	BCLR1	BLS	COM				SWI*	—	CPX						3	
4	BRSET2	BSET2	BCC	LSR				—	—	AND						4	
5	BRCLR2	BCLR2	BCS	—				—	—	BIT						5	
6	BRSET3	BSET3	BNE	ROR				—	—	LDA						6	
7	BRCLR3	BCLR3	BEQ	ASR				—	TAX*	—	STA				STA(+1)	7	
8	BRSET4	BSET4	BHCC	LSL/ASL				—	CLC	EOR						8	
9	BRCLR4	BCLR4	BHCS	ROL				—	SEC	ADC						9	
A	BRSET5	BSET5	BPL	DEC				—	CLI*	ORA						A	
B	BRCLR5	BCLR5	BMI	—				—	SEI*	ADD						B	
C	BRSET6	BSET6	BMC	INC				—	RSP*	—	JMP(-1)						C
D	BRCLR6	BCLR6	BMS	TST(-1)	TST	TST(-1)	DAA*	NOP	BSR*	JSR(+2)	JSR(+1)	JSR(+2)				D	
E	BRSET7	BSET7	BIL	—				STOP*	—	LDX						E	
F	BRCLR7	BCLR7	BIH	CLR				WAIT*	TXA*	—	STX				STX(+1)	F	
	3/5	2/5	2/3	2/5	1/2	1/2	2/6	1/5	1/*	1/1	2/2	2/3	3/4	3/5	2/4	1/3	

- (NOTES) 1. "—" is an undefined operation code.  
 2. The lowermost numbers in each column represent a byte count and the number of cycles required (byte count/number of cycles).  
 The number of cycles for the mnemonics asterisked (\*) is as follows:
- |      |    |     |   |
|------|----|-----|---|
| RTI  | 8  | TAX | 2 |
| RTS  | 5  | RSP | 2 |
| SWI  | 10 | TXA | 2 |
| DAA  | 2  | BSR | 5 |
| STOP | 4  | CLI | 2 |
| WAIT | 4  | SEI | 2 |
3. The parenthesized numbers must be added to the cycle count of the particular instruction.

• Additional Instructions

The following new instructions are used on the HD6305X2 and the HD6305Y2:

**DAA** Converts the contents of the accumulator into BCD code.

**WAIT** Causes the MPU to enter the wait mode. For this mode, see the topic, Wait Mode.

**STOP** Causes the MPU to enter the stop mode. For this mode, see the topic, Stop Mode.

■ OPERATION AT EACH INSTRUCTION CYCLE

The HD6305X2 and the HD6305Y2 employs a mechanism of the pipeline control for the instruction fetch and the subsequent instruction fetch is performed during the current instruction being executed.

Table 12 provides the information about the relationship among each data on the Address Bus, Data Bus and R/W status in cycle-by-cycle basis during the execution of each instruction.

Table 12 Cycle-by-Cycle Operation

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>IMMEDIATE</b>					
ADC, ADD, AND, BIT, CMP, CPX, EOR, LDA, LDX, ORA, SBC, SUB	2	1	Op Code Address +1	1	Operand Data
		2	Op Code Address +2	1	Next Op Code
<b>DIRECT</b>					
ADC, ADD, AND, BIT, CMP, CPX, EOR, LDA, LDX, ORA, SBC, SUB	3	1	Op Code Address +1	1	Address of Operand
		2	Address of Operand	1	Operand Data
		3	Op Code Address +2	1	Next Op Code

(to be continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
STA, STX	3	1	Op Code Address +1	1	Address of Operand
		2	Address of Operand	0	( Data from Acc. Data from Ix.
		3	Op Code Address +1	1	Next Op Code
JMP	2	1	Op Code Address +1	1	Jump Address
		2	Jump Address	1	Next Op Code
JSR	5	1	Op Code Address +1	1	Jump Address (LSB)
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer -1	0	Return Address (MSB)
		5	Jump Address	1	First Subroutine Op Code
ASR, CLR, COM, DEC, INC, LSL, LSR, NEG, ROL, ROR	5	1	Op Code Address +1	1	Address of Operand
		2	Address of Operand	1	Operand Data
		3	1FFF	1	Irrelevant Data
		4	Address of Operand	0	New Operand Data
		5	Op Code Address +2	1	Next Op Code
TST	4	1	Op Code Address +1	1	Address of Operand
		2	Address of Operand	1	Operand Data
		3	1FFF	1	Irrelevant Data
		4	Op Code Address +2	1	Next Op Code
<b>EXTENDED</b>					
ADC, ADD, AND, BIT, CMP, CPX, EOR, LDA, LDX, ORA, SBC, SUB	4	1	Op Code Address +1	1	Address of Operand (MSB)
		2	Op Code Address +2	1	Address of Operand (LSB)
		3	Address of Operand	1	Operand Data
		4	Op Code Address +3	1	Next Op Code
STA, STX	4	1	Op Code Address +1	1	Address of Operand (MSB)
		2	Op Code Address +2	1	Address of Operand (LSB)
		3	Address of Operand	0	( Data from Acc. Data from Ix.
		4	Op Code Address +3	1	Next Op Code
JMP	3	1	Op Code Address +1	1	Jump Address (MSB)
		2	Op Code Address +2	1	Jump Address (LSB)
		3	Jump Address	1	Next Op Code
JSR	6	1	Op Code Address +1	1	Jump Address (MSB)
		2	Op Code Address +2	1	Jump Address (LSB)
		3	1FFF	1	Irrelevant Data
		4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer -1	0	Return Address (MSB)
		6	Jump Address	1	First Subroutine Op Code
<b>INDEXED (No offset)</b>					
ADC, ADD, AND, BIT, CMP, CPX, EOR, LDA, LDX, ORA, SBC, SUB	3	1	Op Code Address +1	1	Next Op Code
		2	Ix	1	Operand Data
		3	Op Code Address +1	1	Next Op Code
STA, STX	4	1	Op Code Address +1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	Ix	0	( Data from Acc. Data from Ix.
		4	Op Code Address +1	1	Next Op Code
JMP	2	1	Op Code Address +1	1	Next Op Code
		2	Ix	1	First Op Code of Jump Routine

(to be continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
JSR	5	1	Op Code Address +1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer -1	0	Return Address (MSB)
		5	Ix	1	First Subroutine Op Code
ASR, CLR, COM, DEC, INC, LSL, LSR, NEG, ROL, ROR	5	1	Op Code Address +1	1	Next Op Code
		2	Ix	1	Operand Data
		3	1FFF	1	Irrelevant Data
		4	Ix	0	New Operand Data
		5	Op Code Address +1	1	Next Op Code
TST	4	1	Op Code Address +1	1	Next Op Code
		2	Ix	1	Operand Data
		3	1FFF	1	Irrelevant Data
		4	Op Code Address +1	1	Next Op Code
<b>INDEXED (8-bit offset)</b>					
ADC, ADD, AND, BIT, CMP, CPX, EOR, LDA, LDX, ORA, SBC, SUB	4	1	Op Code Address +1	1	Offset
		2	1FFF	1	Irrelevant Data
		3	Ix + Offset	1	Operand Data
		4	Op Code Address +2	1	Next Op Code
STA, STX	4	1	Op Code Address +1	1	Offset
		2	1FFF	1	Irrelevant Data
		3	Ix + Offset	0	( Data from Acc. Data from Ix.
		4	Op Code Address +2	1	Next Op Code
JMP	3	1	Op Code Address +1	1	Offset
		2	1FFF	1	Irrelevant Data
		3	Ix + Offset	1	First Op Code of Jump Routine
JSR	5	1	Op Code Address +1	1	Offset
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer -1	0	Return Address (MSB)
		5	Ix + Offset	1	First Subroutine Op Code
ASR, CLR, COM, DEC, INC, LSL, LSR, NEG, ROL, ROR	6	1	Op Code Address +1	1	Offset
		2	1FFF	1	Irrelevant Data
		3	Ix + Offset	1	Operand Data
		4	1FFF	1	Irrelevant Data
		5	Ix + Offset	0	New Operand Data
		6	Op Code Address +1	1	Next Op Code
TST	5	1	Op Code Address +1	1	Offset
		2	1FFF	1	Irrelevant Data
		3	Ix + Offset	1	Operand Data
		4	1FFF	1	Irrelevant Data
		5	Op Code Address +2	1	Next Op Code
<b>INDEXED (16-bit offset)</b>					
ADC, ADD, AND, BIT, CMP, CPX, EOR, LDA, LDX, ORA, SBC, SUB	5	1	Op Code Address +1	1	Offset (MSB)
		2	Op Code Address +2	1	Offset (LSB)
		3	1FFF	1	Irrelevant Data
		4	Ix + Offset	1	Operand Data
		5	Op Code Address +1	1	Next Op Code

(to be continued)

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
STA, STX	5	1	Op Code Address +1	1	Offset (MSB)
		2	Op Code Address +2	1	Offset (LSB)
		3	1FFF	1	Irrelevant Data
		4	Ix + Offset	0	( Data from Acc. Data from Ix.
		5	Op Code Address +3	1	Next Op Code
JMP	4	1	Op Code Address +1	1	Offset (MSB)
		2	Op Code Address +2	1	Offset (LSB)
		3	1FFF	1	Irrelevant Data
		4	Ix + Offset	1	First Op Code of Jump Routine
JSR	6	1	Op Code Address +1	1	Offset (MSB)
		2	Op Code Address +2	1	Offset (LSB)
		3	1FFF	1	Irrelevant Data
		4	Stack Pointer	0	Return Address (LSB)
		5	Stack Pointer -1	0	Return Address (MSB)
		6	Ix + Offset	1	First Subroutine Op Code
<b>IMPLIED</b>					
ASR, CLR, COM, DEC, INC, LSL, LSR, NEG, ROL, ROR, TST	2	1	Op Code Address +1	1	Next Op Code
		2	Op Code Address +1	1	Next Op Code
CLC, NOP, SEC	1	1	Op Code Address +1	1	Next Op Code
RSP, TAX, TXA	2	1	Op Code Address +1	1	Next Op Code
		2	Op Code Address +1	1	Next Op Code
CLI, SEI	2	1	Op Code Address +1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
DAA	2	1	Op Code Address +1	1	Next Op Code
		2	Op Code Address +1	1	Next Op Code
STOP, WAIT	4	1	Op Code Address +1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	1FFF	1	Irrelevant Data
		4	Op Code Address +1	1	Next Op Code
RTI	8	1	Op Code Address +1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	1	CC
		4	Stack Pointer +1	1	Acc.
		5	Stack Pointer +2	1	Ix.
		6	Stack Pointer +3	1	Return Address (MSB)
		7	Stack Pointer +4	1	Return Address (LSB)
		8	Return Address	1	First Op Code of Return Routine
RTS	5	1	Op Code Address +1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	1	Return Address (MSB)
		4	Stack Pointer +1	1	Return Address (LSB)
		5	Return Address	1	First Op Code of Return Routine
SWI	10	1	Op Code Address +1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer -1	0	Return Address (MSB)
		5	Stack Pointer -2	0	Ix.
		6	Stack Pointer -3	0	Acc.
		7	Stack Pointer -4	0	CC
		8	Vector Address 1FFC	1	Address of SWI Routine (MSB)
		9	Vector Address 1FFD	1	Address of SWI Routine (LSB)
		10	Address of SWI Routine	1	First Op Code of SWI Routine

Address Mode & Instructions	Cycles	Cycle #	Address Bus	R/W	Data Bus
<b>RELATIVE</b>					
BCC, BCS, BEQ, BHCC, BHCS, BHI, BIH, BIL, BLS, BMC, BMI, BMS, BNE, BPL, BRA, BRN	3	1	Op Code Address +1	1	Next Op Code
		2	1FFF	1	Irrelevant Data
		3	( Branch Address .....Test = "1" Op Code Address +1 .... Test = "0"	1	( First Op Code of Branch Routine Next Op Code
BSR	5	1	Op Code Address +1	1	Offset
		2	1FFF	1	Irrelevant Data
		3	Stack Pointer	0	Return Address (LSB)
		4	Stack Pointer-1	0	Return Address (MSB)
		5	Branch Address	1	First Op Code of Subroutine
<b>BIT TEST AND BRANCH</b>					
BRCLR, BRSET	5	1	Op Code Address +1	1	Address of Operand
		2	Address of Operand	1	Operand Data
		3	Op Code Address +2	1	Offset
		4	1FFF	1	Irrelevant Data
		5	( Branch Address .....Test = "1" Op Code Address +3 .....Test = "0"	1	( First Op Code of Branch Address Next Op Code
<b>BIT SET/CLEAR</b>					
BCLR, BSET	5	1	Op Code Address +1	1	Address of Operand
		2	Address of Operand	1	Operand Data
		3	1FFF	1	Irrelevant Data
		4	Address of Operand	0	New Operand Data
		5	Op Code Address +1	1	Next Op Code

■ PRECAUTIONS

- Precaution; Board Design of Oscillation Circuit




Figure 39 Example of Circuit Causing Trouble in Oscillation

Wire the signal lines to the neighboring XTAL and EXTAL pins as far apart as possible. And locate crystal and capacity as close to XTAL and EXTAL as possible.

- **Precaution; Program of Write Only Register**

Read/Modify/Write instructions are applied to Write Only Register (e.g. DDR; Data Direction Register of I/O port) of the HD6305X2 and the HD6305Y2 and its contents cannot be changed.

- (1) Data cannot be read from Write Only Register.  
(e.g. DDR of I/O port)  
Read/Modify/Write instructions are executed in the following sequence.
  - (i) Reads the contents from appointed address.
  - (ii) Changes the data which has been read.
  - (iii) Turn the data back to the original address.

Evidently, Read/Modify/Write instructions cannot be applied to Write Only Register such as DDR.

- (2) For the same reason, do not set DDR of I/O port using BSET and BCLR instructions of the HD6305X2 and the

HD6305Y2.

- (3) In the correct writing method into Write Only Register, stored instruction as STA and STX, etc. are used.

- **Precaution; Sending/Receiving Program of Serial Data**

Reading from or Writing into the SCI data register (SDR: \$0012) during sending/receiving of serial data may make sending/receiving operation of SCI out of order.

- **Precaution; WAIT/STOP Instructions Program**

When I bit of condition code register is "1" and interrupt ( $\overline{\text{INT}}$ ,  $\overline{\text{TIMER}/\text{INT}_2}$ ,  $\text{SCI}/\text{TIMER}_2$ ) is held, MCU does not enter WAIT mode by the execution of WAIT instruction.

In that case, after the 4 dummy cycles MCU executes the next instruction.

In the same way, when external interrupts ( $\overline{\text{INT}}$ ,  $\overline{\text{INT}_2}$ ) are held at the bit I set, MCU does not enter STOP mode by the execution of STOP instruction. In that case, also, MCU executes the next instruction after the 4 dummy cycles.

# HD63B09E, HD63C09E

## CMOS MPU (Micro Processing Unit)

The HD6309E is the highest 8-bit microprocessor of HMCS6800 family, which is just compatible with the conventional HD6809E.


The HD6309E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applications. External clock inputs are provided to allow synchronization with peripherals, systems or other MPUs.

The HD6309E is complete CMOS device and the power dissipation is extremely low. Moreover, the SYNC and CWAI instruction makes low power application possible.


### ■ FEATURES

- Hardware — Interface with All HMCS6800 Peripherals
- Software — Object Code Compatible with the HD6809E
- Low Power Consumption Mode (Sleep mode)
  - SYNC state of SYNC Instruction
  - WAIT state of CWAI Instruction
- External Clock Inputs, E and Q, Allow Synchronization
- Wide Operation Range
  - $f = 0.5$  to  $3\text{MHz}$  ( $V_{CC}=5V \pm 10\%$ )

Type No.	Bus Timing
HD63B09E	2.0MHz
HD63C09E	3.0MHz



### ■ PIN ARRANGEMENT



(Top View)



■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}^*$	-0.3 ~ +7.0	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	V
Maximum Output Current	$ I_O ^{**}$	5	mA
Maximum Total Output Current	$ \Sigma I_O ^{***}$	100	mA
Operating Temperature	$T_{opr}$	-20 ~ +75	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	°C

\* With respect to  $V_{SS}$  (SYSTEM GND)

\*\* Maximum output current is the maximum currents which can flow out from one output terminal and I/O common terminal.  
( $A_0 \sim A_{15}$ , R/W,  $D_0 \sim D_7$ , BA, BS, LIC, AVMA, BUSY)

\*\*\* Maximum total output current is the total sum of output currents which can flow out simultaneously from output terminals and I/O common terminals. ( $A_0 \sim A_{15}$ , R/W,  $D_0 \sim D_7$ , BA, BS, LIC, AVMA, BUSY)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

■ RECOMMENDED OPERATING CONDITIONS

Item	Symbol	min	typ	max	Unit	
Supply Voltage	$V_{CC}^*$	4.5	5.0	5.5	V	
Input Voltage	Logic, $\overline{RES}$	$V_{IL}^*$	-0.3	-	0.8	V
	E, Q	$V_{ILC}^*$	-0.3	-	0.4	V
	Logic	$V_{IH}^*$	2.0	-	$V_{CC}$	V
	E, Q		3.0	-	$V_{CC}$	V
	$\overline{RES}$		$V_{CC}-0.5$	-	$V_{CC}$	V
Operating Temperature	$T_{opr}$	-20	25	75	°C	

\* With respect to  $V_{SS}$  (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS ( $V_{CC}=5.0V \pm 10\%$ ,  $V_{SS}=0V$ ,  $T_a = -20 \sim +75^\circ C$ , unless otherwise noted.)

Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit		
			min	typ*	max	min	typ*	max			
Input "High" Voltage	Logic	$V_{IH}$	2.0	-	$V_{CC}$	2.0	-	$V_{CC}$	V		
	E, Q	$V_{IH}$	3.0	-	$V_{CC}$	3.0	-	$V_{CC}$	V		
	$\overline{RES}$	$V_{IHR}$	$V_{CC}-0.5$	-	$V_{CC}$	$V_{CC}-0.5$	-	$V_{CC}$	V		
Input "Low" Voltage	Logic, $\overline{RES}$	$V_{IL}$	-0.3	-	0.8	-0.3	-	0.8	V		
	E, Q	$V_{ILC}$	-0.3	-	0.4	-0.3	-	0.4	V		
Input Leakage Current	Logic, Q, $\overline{RES}$	$I_{in}$	$V_{in}=0 \sim V_{CC}$ , $V_{CC}=\max$	-2.5	-	2.5	-2.5	-	2.5	$\mu A$	
	E		-10	-	10	-10	-	10	$\mu A$		
Output "High" Voltage	$D_0 \sim D_7$	$V_{OH}$	$I_{LOAD} = -400\mu A$	4.1	-	-	4.1	-	-	V	
	$A_0 \sim A_{15}$ , R/W		$I_{LOAD} \leq -10\mu A$	$V_{CC}-0.1$	-	-	$V_{CC}-0.1$	-	-	-	V
			$I_{LOAD} = -400\mu A$	4.1*	-	-	4.1	-	-	-	V
			$I_{LOAD} \leq -10\mu A$	$V_{CC}-0.1$	-	-	$V_{CC}-0.1$	-	-	-	V
	BA, BS, LIC, AVMA, BUSY		$I_{LOAD} = -400\mu A$	4.1	-	-	4.1	-	-	-	V
$I_{LOAD} \leq -10\mu A$	$V_{CC}-0.1$	-	-	$V_{CC}-0.1$	-	-	-	V			
Output "Low" Voltage	VOL	$I_{LOAD}=2mA$	-	-	0.5	-	-	0.5	V		
Input Capacitance	$D_0 \sim D_7$ , Logic Input Q, $\overline{RES}$	$C_{in}$	$V_{in}=0V$ , $T_a=25^\circ C$ , $f=1MHz$	-	10	15	-	10	15	pF	
	E		-	30	50	-	30	50	pF		
Output Capacitance	$A_0 \sim A_{15}$ , R/W, BA, BS, LIC, AVMA, BUSY	$C_{out}$	$V_{in}=0V$ , $T_a=25^\circ C$ , $f=1MHz$	-	10	15	-	10	15	pF	
Frequency of Operation	E, Q	f	0.5	-	2.0	0.5	-	3.0	MHz		
Three-State (Off State) Input Current	$D_0 \sim D_7$	T <sub>SI</sub>	$V_{in}=0.4 \sim V_{CC}$ , $V_{CC}=\max$	-10	-	10	-10	-	10	$\mu A$	
	$A_0 \sim A_{15}$ , R/W		-10	-	10	-10	-	10	$\mu A$		
Current Dissipation	ICC	Operating	-	-	20	-	-	30	mA		
		Sleeping	-	-	10	-	-	15	mA		

\* $T_a=25^\circ C$ ,  $V_{CC}=5V$

- AC CHARACTERISTICS ( $V_{CC}=5.0V\pm 10\%$ ,  $V_{SS}=0$ ,  $T_a=-20\sim +75^\circ\text{C}$ , unless otherwise noted.)

### 1. CLOCK TIMING


Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit	
			min	typ	max	min	typ	max		
Cycle Time	$t_{\text{cyc}}$	Fig. 1, 2	500	—	2000	333	—	2000	ns	
E Clock "Low"	$t_{\text{PWEL}}$		210	—	1000	140	—	1000	ns	
E Clock "High" (Measured at $V_{IH}$ )	$t_{\text{PWEH}}$		220	—	1000	140	—	1000	ns	
E Rise and Fall Time	$t_{\text{Er}}, t_{\text{Ef}}$		—	—	20	—	—	15	ns	
Q Clock "High"	$t_{\text{PWQH}}$		220	—	1000	140	—	1000	ns	
Q Rise and Fall Time	$t_{\text{Qr}}, t_{\text{Qf}}$		—	—	20	—	—	15	ns	
E "Low" to Q Rising	E "Low" $\rightarrow$ Q "High"		$t_{\text{EQ1}}$	100	—	—	65	—	—	ns
Q "High" to E Rising	Q "High" $\rightarrow$ E "High"		$t_{\text{EQ2}}$	100	—	—	65	—	—	ns
E "High" to Q Falling	E "High" $\rightarrow$ Q "Low"		$t_{\text{EQ3}}$	100	—	—	65	—	—	ns
Q "Low" to E Falling	Q "Low" $\rightarrow$ E "Low"	$t_{\text{EQ4}}$	100	—	—	65	—	—	ns	

### 2. BUS TIMING

Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit	
			min	typ	max	min	typ	max		
Address Delay	$t_{\text{AD}}$	Fig. 1, 2	—	—	110	—	—	110	ns	
Address Hold Time (Address, R/W, BA, BS)	$t_{\text{AH}}$		$T_a = 0\sim 75^\circ\text{C}$	20	—	—	20	—	—	ns
			$T_a = -20\sim 0^\circ\text{C}$	10	—	—	10	—	—	
Peripheral Read Access Times ( $t_{\text{cyc}}-t_{\text{Ef}}-t_{\text{AD}}-t_{\text{DSR}}=t_{\text{ACC}}$ )	$t_{\text{ACC}}$		330	—	—	185	—	—	ns	
Data Setup Time (Read)	$t_{\text{DSR}}$		40	—	—	20	—	—	ns	
Input Data Hold Time	$t_{\text{DHR}}$		20	—	—	20	—	—	ns	
Data Delay Time (Write)	$t_{\text{DDW}}$		—	—	110	—	—	70	ns	
Output Data Hold Time	$t_{\text{DHW}}$		$T_a = 0\sim 75^\circ\text{C}$	30	—	—	30	—	—	ns
			$T_a = -20\sim 0^\circ\text{C}$	20	—	—	20	—	—	


### 3. PROCESSOR CONTROL TIMING

Item	Symbol	Test Condition	HD63B09E			HD63C09E			Unit
			min	typ	max	min	typ	max	
Control Delay (BUSY, LIC, AVMA)	$t_{\text{CD}}$	Fig. 1, 2, 7 ~ 10, 14 and 17	—	—	200	—	—	130	ns
Interrupts Set Up Time	$t_{\text{PCS}}$		110	—	—	70	—	—	ns
HALT Set Up Time	$t_{\text{PCS}}$		110	—	—	70	—	—	ns
RES Set Up Time	$t_{\text{PCS}}$		110	—	—	70	—	—	ns
TSC Setup Time	$t_{\text{PCS}}$		110	—	—	70	—	—	ns
TSC Drive to Valid Logic Levels	$t_{\text{TSA}}$		—	—	120	—	—	120	ns
TSC Release MOS Buffers to High Impedance	$t_{\text{TSR}}$		—	—	110	—	—	110	ns
TSC Three-State Delay	$t_{\text{TSD}}$		—	—	80	—	—	80	ns
Processor Control Rise/Fall	$t_{\text{PCr}}, t_{\text{PCf}}$		—	—	100	—	—	100	ns
TSC Input Delay	$t_{\text{PCT}}$		30	—	—	30	—	—	ns



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 1 Read Data from Memory or Peripherals



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 2 Write Data to Memory or Peripherals





Figure 3 HD6309E Expanded Block Diagram



C = 30 pF for BA, BS, LIC, AVMA, BUSY  
 130 pF for D<sub>0</sub> ~ D<sub>7</sub>  
 90 pF for A<sub>0</sub> ~ A<sub>15</sub>, R/W

R = 10 kΩ for D<sub>0</sub> ~ D<sub>7</sub>  
 10 kΩ for A<sub>0</sub> ~ A<sub>15</sub>, R/W  
 10 kΩ for BA, BS, LIC, AVMA, BUSY

All diodes are 1S2074(H) or equivalent.  
 C includes stray capacitance.

Figure 4 Bus Timing Test Load

■ PROGRAMMING MODEL

As shown in Figure 5, the HD6309E adds three registers to the set available in the HD6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

● Accumulators (A, B, D)

The A and B registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the A and B registers to form a single 16-bit accumulator. This is referred to as the D Register, and is formed with the A Register as the most significant byte.

● Direct Page Register (DP)

The Direct Page Register of the HD6309E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A<sub>8</sub> ~ A<sub>15</sub>) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure HD6800 compatibility, all bits of this register are cleared during Processor Reset.




Figure 5 Programming Model of The Microprocessing Unit

● **Index Registers (X, Y)**

The Index Registers are used in indexed mode of addressing. The 16-bit address in this register takes part in the calculation of effective addresses. This address may be used to point to data directly or may be modified by an optional constant or register offset. During some indexed modes, the contents of the index register are incremented or decremented to point to the next item of tabular type data. All four pointer registers (X, Y, U, S) may be used as index registers.

● **Stack Pointer (U, S)**

The Hardware Stack Pointer (S) is used automatically by the processor during subroutine calls and interrupts. The User Stack Pointer (U) is controlled exclusively by the programmer thus allowing arguments to be passed to and from subroutines with ease. The U-register is frequently used as a stack marker. Both Stack Pointers have the same indexed mode addressing capabilities as the X and Y registers, but also support **Push** and **Pull** instructions. This allows the HD6309E to be used efficiently as a stack processor, greatly enhancing its ability to support higher level languages and modular programming.

(NOTE) The stack pointers of the HD6309E point to the top of the stack, in contrast to the HD6800 stack pointer, which pointed to the next free location on stack.

● **Program Counter (PC)**

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the processor. Relative Addressing is provided allowing the Program Counter to be used like an index register in some situations.

● **Condition Code Register (CC)**

The Condition Code Register defines the state of the processor at any given time. See Figure 6.




Figure 6 Condition Code Register Format

■ **CONDITION CODE REGISTER DESCRIPTION**

● **Bit 0 (C)**

Bit 0 is the carry flag, and is usually the carry from the binary ALU. C is also used to represent a 'borrow' from subtract like instructions (CMP, NEG, SUB, SBC) and is the complement of the carry from the binary ALU.

● **Bit 1 (V)**

Bit 1 is the overflow flag, and is set to a one by an operation which causes a signed two's complement arithmetic overflow. This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB-1.

● **Bit 2 (Z)**

Bit 2 is the zero flag, and is set to a one if the result of the previous operation was identically zero.

● **Bit 3 (N)**

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave N set to a one.

• **Bit 4 (I)**

Bit 4 is the  $\overline{\text{IRQ}}$  mask bit. The processor will not recognize interrupts from the  $\overline{\text{IRQ}}$  line if this bit is set to a one.  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{RES}}$  and SWI1 all set I to a one; SWI2 and SWI3 do not affect I.

• **Bit 5 (H)**

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8-bit addition only (ADC or ADD). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

• **Bit 6 (F)**

Bit 6 is the  $\overline{\text{FIRQ}}$  mask bit. The processor will not recognize interrupts from the  $\overline{\text{FIRQ}}$  line if this bit is a one.  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ , SWI1, and  $\overline{\text{RES}}$  all set F to a one.  $\overline{\text{IRQ}}$ , SWI2 and SWI3 do not affect F.

• **Bit 7 (E)**

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used on a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current E left in the Condition Code Register represents past action.

■ **HD6309E MPU SIGNAL DESCRIPTION**

• **Power (VSS, VCC)**

Two pins are used to supply power to the part: Vss is ground or 0 volts, while Vcc is +5.0 V  $\pm$ 10%.

• **Address Bus (A<sub>0</sub> ~ A<sub>15</sub>)**

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address  $\overline{\text{FFFF}}_{16}$ ,  $\text{R}/\overline{\text{W}}$  = "High", and BS = "Low"; this is a "dummy access" or VMA cycle. All address bus drivers are made high-impedance when output Bus Available (BA) is "High" or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF. Refer to Figures 1 and 2.

• **Data Bus (D<sub>0</sub> ~ D<sub>7</sub>)**

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF.

• **Read/Write (R/ $\overline{\text{W}}$ )**

This signal indicates the direction of data transfer on the data bus. A "Low" indicates that the MPU is writing data-onto the data bus.  $\text{R}/\overline{\text{W}}$  is made high impedance when BA is "High" or when TSC is asserted. Refer to Figures 1 and 2.

•  **$\overline{\text{RES}}$**

A "Low" level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The Reset vectors are fetched from locations  $\overline{\text{FFFE}}_{16}$  and  $\overline{\text{FFFF}}_{16}$  (Table 1) when Interrupt Acknowledge is true, ( $\overline{\text{BA}} \cdot \text{BS} = 1$ ). During initial power-on, the Reset line should be held "Low" until the clock input signals are fully operational.

Because the HD6309E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system.

This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

Table 1 Memory Map for Interrupt Vectors

Memory Map for Vector Locations		Interrupt Vector Description
MS	LS	
FFFE	FFFF	$\overline{\text{RES}}$
FFFC	FFFD	$\overline{\text{NMI}}$
FFFA	FFFB	SWI1
FFF8	FFF9	$\overline{\text{IRQ}}$
FFF6	FFF7	$\overline{\text{FIRQ}}$
FFF4	FFF5	SWI2
FFF2	FFF3	SWI3
FFF0	FFF1	Reserved

•  **$\overline{\text{HALT}}$**

A "Low" level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven "High" indicating the buses are high impedance. BS is also "High" which indicates the processor is in the Halt state. While halted, the MPU will not respond to external real-time requests ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) although  $\overline{\text{NMI}}$  or  $\overline{\text{RES}}$  will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state ( $\text{BA} \cdot \text{BS} = 1$ ) can be achieved by pulling  $\overline{\text{HALT}}$  "Low" while  $\overline{\text{RES}}$  is still "Low". See Figure 8.

• **Bus Available, Bus Status (BA, BS)**

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes "Low", a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.


The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q).

MPU State		MPU State Definition
BA	BS	
0	0	Normal (Running)
0	1	Interrupt or RESET Acknowledge
1	0	SYNC Acknowledge
1	1	$\overline{\text{HALT}}$ Acknowledge

**Interrupt Acknowledge** is indicated during both cycles of a hardware-vector-fetch ( $\overline{\text{RES}}$ ,  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ , SWI1, SWI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.


**Sync Acknowledge** is indicated while the MPU is waiting for external synchronization on an interrupt line.

**Halt Acknowledge** is indicated when the HD6309E is in a Halt condition.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 7 RES Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 8  $\overline{HALT}$  and Single Instruction Execution for System Debug



- **Non Maskable Interrupt ( $\overline{\text{NMI}}$ )\***

A negative transition on this input requests that a non-maskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than  $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$  or software interrupts. During recognition of an  $\overline{\text{NMI}}$ , the entire machine state is saved on the hardware stack. After reset, an  $\overline{\text{NMI}}$  will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of  $\overline{\text{NMI}}$  low must be at least one E cycle. If the  $\overline{\text{NMI}}$  input does not meet the minimum set up with respect to Q, the interrupt will not be recognized until the next cycle. See Figure 9.

- **Fast-Interrupt Request ( $\overline{\text{FIRQ}}$ )\***

A "Low" level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request ( $\overline{\text{IRQ}}$ ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

- **Interrupt Request ( $\overline{\text{IRQ}}$ )\***

A "Low" level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since  $\overline{\text{IRQ}}$  stacks the entire machine state it provides a slower response to interrupts than  $\overline{\text{FIRQ}}$ .  $\overline{\text{IRQ}}$  also has a lower priority than  $\overline{\text{FIRQ}}$ . Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

\*  $\overline{\text{NMI}}$ ,  $\overline{\text{FIRQ}}$ , and  $\overline{\text{IRQ}}$  requests are sampled on the falling edge of Q. One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If  $\overline{\text{IRQ}}$  and  $\overline{\text{FIRQ}}$  do not remain "Low" until completion of the current instruction they may not be recognized. However,  $\overline{\text{NMI}}$  is latched and need only remain "Low" for one cycle.

- **Clock Inputs E, Q**

E and Q are the clock signals required by the HD6309E. Q must lead E; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU,  $t_{AD}$  after the falling edge of E, and data will be latched from the bus by the falling edge of E. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires levels above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for E and Q are shown in Figures 1 and 2 while Figure 11 shows a simple clock generator for the HD6309E.

- **BUSY**

Busy will be "High" for the read and modify cycles of a read-modify-write instruction and during the access of the first byte

of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also "High" during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to defer the re-arbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid  $t_{CD}$  after the rising edge of Q.

- **AVMA**

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multi-processor systems. AVMA is "Low" when the MPU is in either a HALT or SYNC state. AVMA is valid  $t_{CD}$  after the rising edge of Q.

- **LIC**

LIC (Last Instruction Cycle) is "High" during the last cycle of every instruction, and its transition from "High" to "Low" will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be "High" when the MPU is Halted at the end of an instruction, (i.e., not in CWAI or RESET) in SYNC state or while stacking during interrupts. LIC is valid  $t_{CD}$  after the rising edge of Q.


- **TSC**

TSC (Three-State Control) will cause MOS address, data, and R/W buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controllers).

While E is "Low", TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until Q rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of E, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.


- **MPU Operation**

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after  $\overline{\text{RES}}$  and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt or  $\overline{\text{HALT}}$  input can also alter the normal execution of instructions. Figure 15 illustrates the flow chart for the HD6309E.



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified. E Clock shown for reference only.

Figure 9 IRQ and NMI Interrupt Timing



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{LLmax}$ , unless otherwise specified. E clock shown for reference only.

Figure 10 FIRQ Interrupt Timing




Figure 11 HD6309E Clock Generator






Figure 12 Read Modify Write Instruction Example (ASL Extended Indirect)



(NOTE) Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 13 BUSY Timing (ASL Extended Indirect Instruction)



(NOTES) Data will be asserted by the MPU only during the interval while R/W is "Low", and E or Q is "High".  
Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.

Figure 14 TSC Timing



■ ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The HD6309E has the most complete set of addressing modes available on any microcomputer today. For example, the HD6309E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the HD6309E:

- (1) Implied (Includes Accumulator)
- (2) Immediate
- (3) Extended
- (4) Extended Indirect
- (5) Direct
- (6) Register
- (7) Indexed
  - Zero-Offset
  - Constant Offset
  - Accumulator Offset
  - Auto Increment/Decrement
- (8) Indexed Indirect
- (9) Relative
- (10) Program Counter Relative

● Implied (Includes Accumulator)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Implied Addressing are: ABX, DAA, SWI, ASRA, and CLR B.

● Immediate Addressing

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The HD6309E uses both 8 and 16-bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

```
LDA # $20
LDX # $F000
LDY # CAT
```

(NOTE) # signifies immediate addressing, \$ signifies hexadecimal value.

● Extended Addressing

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16-bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

```
LDA CAT
STX MOUSE
LDD $2000
```

● Extended Indirect

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```

● Direct Addressing

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to \$00 on Reset, direct addressing on the HD6309E is compatible with direct addressing on the HD6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

```
LDA $30
SETDP $10 (Assembler directive)
LDB $1030
LDD <CAT
```

(NOTE) < is an assembler directive which forces direct addressing.

● Register Addressing

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

```
TFR X, Y Transfer X into Y
EXG A, B Exchanges A with B
PSHS A, B, X, Y Push Y, X, B and A onto S
PULU X, Y, D Pull D, X, and Y from U
```

● Indexed Addressing

In all indexed addressing, one of the pointer registers (X, Y, U, S, and sometimes PC) is used in a calculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

Post-Byte Register Bit								Indexed Addressing Mode
7	6	5	4	3	2	1	0	
0	R	R	d	d	d	d	d	EA = ,R + 5 Bit Offset
1	R	R	0	0	0	0	0	,R +
1	R	R	i	0	0	0	1	,R ++
1	R	R	0	0	0	1	0	,-R
1	R	R	i	0	0	1	1	,- -R
1	R	R	i	0	1	0	0	EA = ,R + 0 Offset
1	R	R	i	0	1	0	1	EA = ,R + ACCB Offset
1	R	R	i	0	1	1	0	EA = ,R + ACCA Offset
1	R	R	i	1	0	0	0	EA = ,R + 8 Bit Offset
1	R	R	i	1	0	0	1	EA = ,R + 16 Bit Offset
1	R	R	i	1	0	1	1	EA = ,R + D Offset
1	x	x	i	1	1	0	0	EA = ,PC + 8 Bit Offset
1	x	x	i	1	1	0	1	EA = ,PC + 16 Bit Offset
1	R	R	i	1	1	1	1	EA = [,Address]




Figure 16 Index Addressing Postbyte Register Bit Assignments

Table 2 Indexed Addressing Mode

Type	Forms	Non Indirect				Indirect			
		Assembler Form	Postbyte OP Code	+ ~	+ #	Assembler Form	Postbyte OP Code	+ ~	+ #
Constant Offset From R (2's Complement Offsets)	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	0
	5 Bit Offset	n, R	0RRnnnnn	1	0	defaults to 8-bit			
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R (2's Complement Offsets)	A Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
	B Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
	D Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R +	1RR00000	2	0	not allowed			
	Increment By 2	,R ++	1RR00001	3	0	[,R ++]	1RR10001	6	0
	Decrement By 1	, - R	1RR00010	2	0	not allowed			
	Decrement By 2	, -- R	1RR00011	3	0	[, -- R]	1RR10011	6	0
Constant Offset From PC (2's Complement Offsets)	8 Bit Offset	n, PCR	1xx01100	1	1	[n, PCR]	1xx11100	4	1
	16 Bit Offset	n, PCR	1xx01101	5	2	[n, PCR]	1xx11101	8	2
Extended Indirect	16 Bit Address	-	-	-	-	[n]	10011111	5	2

R = X, Y, U or S      RR:  
 x = Don't Care      00 = X  
                           01 = Y  
                           10 = U  
                           11 = S

+ and # indicate the number of additional cycles and bytes for the particular variation.

**Zero-Offset Indexed**

In this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:  
 LDD 0, X  
 LDA S

LDY 300, X  
 LDU CAT, Y

**Constant Offset Indexed**

In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

Three sizes of offsets are available:  
 5-bit (-16 to +15)  
 8-bit (-128 to +127)  
 16-bit (-32768 to +32767)

The two's complement 5-bit offset is included in the post-byte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8-bit offset is contained in a single byte following the postbyte. The two's complement 16-bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset indexing are:  
 LDA 23, X  
 LDX -2, S

**Accumulator-Offset Indexed**

This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators (A, B or D) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:  
 LDA B, Y  
 LDX D, Y  
 LEAX B, X

**Auto Increment/Decrement Indexed**

In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8- or 16-bit data to be accessed and is selectable by the programmer. The pre-



decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the U and S stacks.

Some examples of the auto increment/decrement addressing modes are:

```
LDA  ,X +
STD  ,Y ++
LDB  , - Y
LDX  , - - S
```

Care should be taken in performing operations on 16-bit pointer registers (X, Y, U, S) where the same register is used to calculate the effective address.

Consider the following instruction:

```
STX 0, X ++ (X initialized to 0)
```

The desired result is to store a 0 in locations \$0000 and \$0001 then increment X to point to \$0002. In reality, the following occurs:

```
0 → temp      calculate the EA; temp is a holding register
X + 2 → X     perform autoincrement
X → (temp)    do store operation
```

● **Indexed Indirect**

All of the indexing modes with the exception of auto increment/decrement by one, or a ±4-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

```
Before Execution
A = XX (don't care)
X = $F000
$0100 LDA [$10, X]   EA is now $F010
$F010 $F1            $F150 is now the
$F011 $50            new EA
$F150 $AA
After Execution
A = $AA (Actual Data Loaded)
X = $F000
```

All modes of indexed indirect are included except those which are meaningless (e.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

```
LDA  [, X]
LDD  [,10, S]
LDA  [,B, Y]
LDD  [, X ++]
```

● **Relative Addressing**

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address is interpreted modulo 2<sup>16</sup>. Some examples of relative addressing are:

```
BEQ  CAT      (short)
BGT  DOG      (short)
```

```
CAT  LBEQ     RAT      (long)
DOG  LBGT     RABBIT  (long)
.
.
.
RAT  NOP
RABBIT NOP
```

● **Program Counter Relative**

The PC can be used as the pointer register with 8 or 16-bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

```
LDA  CAT, PCR
LEAX TABLE, PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA  [CAT, PCR]
LDU  [DOG, PCR]
```

■ **HD6309E INSTRUCTION SET**

The instruction set of the HD6309E is similar to that of the HD6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59, but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the instructions are described in detail below:



● **PSHU/PSHS**

The push instructions have the capability of pushing onto either the hardware stack (S) or user stack (U) any single register, or set of registers with a single instruction.

● **PULU/PULS**

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown in below.

PUSH/PULL POST BYTE




• **TFR/EXG**

Within the HD6309E, any register may be transferred to or exchanged with another of like-size; i.e., 8-bit to 8-bit or 16-bit to 16-bit. Bits 4~7 of postbyte define the source register, while bits 0~3 represent the destination register. These are denoted as follows:

0000 - D	0101 - PC
0001 - X	1000 - A
0010 - Y	1001 - B
0011 - U	1010 - CC
0100 - S	1011 - DP

(NOTE) All other combinations are undefined and INVALID.

TRANSFER/EXCHANGE POST BYTE



• **LEAX/LEAY/LEAU/LEAS**

The LEA (Load Effective Address) works by calculating the effective address used in an indexed instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3.

The LEA instruction also allows the user to access data in a position independent manner. For example:

```

LEAX   MSG1, PCR
LBSR   PDATA (Print message routine)
.
.
MSG1   FCC    'MESSAGE'
```

This sample program prints: 'MESSAGE'. By writing MSG1, PCR, the assembler computes the distance between the present address and MSG1. This result is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the X pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows:

- LEAa, b+ (any of the 16-bit pointer registers X, Y, U or S may be substituted for a and b.)
1. b → temp (calculate the EA)
  2. b + 1 → b (modify b, postincrement)
  3. temp → a (load a)

- LEAa, - b
1. b - 1 → temp (calculate EA with predecrement)
  2. b - 1 → b (modify b, predecrement)
  3. temp → a (load a)

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX, X+ does not change X, however LEAX, -X does decrement X. LEAX 1, X should be used to increment X by one.

Table 3 LEA Examples

Instruction	Operation	Comment
LEAX 10, X	X + 10 → X	Adds 5-bit constant 10 to X
LEAX 500, X	X + 500 → X	Adds 16-bit constant 500 to X
LEAY A, Y	Y + A → Y	Adds 8-bit A accumulator to Y
LEAY D, Y	Y + D → Y	Adds 16-bit D accumulator to Y
LEAU -10, U	U - 10 → U	Subtracts 10 from U
LEAS -10, S	S - 10 → S	Used to reserve area on stack
LEAS 10, S	S + 10 → S	Used to 'clean up' stack
LEAX 5, S	S + 5 → X	Transfers as well as adds

• **MUL**

Multiplies the unsigned binary numbers in the A and B accumulator and places the unsigned result into the 16-bit D accumulator. This unsigned multiply also allows multiple-precision multiplications.

**Long and Short Relative Branches**

The HD6309E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16-bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64k memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

• **SYNC**

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since  $\overline{\text{FIRQ}}$  and  $\overline{\text{IRQ}}$  are not edge-triggered, a low level with a minimum duration of three bus cycles is required to assure that the interrupt will be taken. If the pending interrupt is maskable ( $\overline{\text{FIRQ}}$ ,  $\overline{\text{IRQ}}$ ) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

**Software Interrupts**

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this HD6309E, and are prioritized in the following order: SWI1, SWI2, SWI3.

**16-Bit Operation**

The HD6309E has the capability of processing 16-bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

■ **CYCLE-BY-CYCLE OPERATION**

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the HD6309E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this

technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart.  $\overline{VMA}$  is an indication of  $FFFF_{16}$  on the address bus,  $R/\overline{W}$  = "High" and  $BS$  = "Low". The following examples illustrate the use of the chart; see Figure 18.

Example 1: LBSR (Branch Taken)

Before Execution  $SP = F000$

	.	
	.	
	.	
\$8000	LBSR	CAT
	.	
	.	
\$A000	CAT	.

**CYCLE-BY-CYCLE FLOW**

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	17	1	Opcode Fetch
2	8001	1F	1	Offset High Byte
3	8002	FD	1	Offset Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	FFFF	*	1	$\overline{VMA}$ Cycle
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	FFFF	*	1	$\overline{VMA}$ Cycle
8	FFFF	03	0	Stack Low Order Byte of Return Address
9	EF FE	80	0	Stack High Order Byte of Return Address

Example 2: DEC (Extended)

\$8000	DEC	\$A000
\$A000	FCB	\$80

**CYCLE-BY-CYCLE FLOW**

Cycle #	Address	Data	R/ $\overline{W}$	Description
1	8000	7A	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	$\overline{VMA}$ Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	$\overline{VMA}$ Cycle
7	A000	7F	0	Store the Decre- mented Data

\* The data bus has the data at that particular address.

■ **SLEEP MODE**


During the interrupt wait period in the SYNC instruction (the SYNC state) and that period in the CWA I instruction (the WAIT state), MPU operation is halted and goes to the sleep mode. However, the state of I/O pins is the same as that of the HD6809E in this mode.

■ **HD6309E INSTRUCTION SET TABLES**

The instructions of the HD6309E have been broken down into five different categories. They are as follows:


- 8-Bit operation (Table 4)
- 16-Bit operation (Table 5)
- Index register/stack pointer instructions (Table 6)
- Relative branches (long or short) (Table 7)
- Miscellaneous instructions (Table 8)

HD6309E instruction set tables and Hexadecimal Values of instructions are shown in Table 9 and Table 10.



- (NOTES) 1. If the associated mask bit is set when the interrupt is requested, LIC will go "Low" and this cycle will be an instruction fetch from address location PC + 1. However, if the interrupt is accepted (NMI or an unmasked FIRQ or IRQ) LIC will remain "High" and interrupt processing will start with this cycle as (m) on Figure 9 and 10 (Interrupt Timing).
2. If mask bits are clear, IRQ and FIRQ must be held "Low" for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.
3. Waveform measurements for all inputs and outputs are specified at logic "High" =  $V_{IHmin}$  and logic "Low" =  $V_{ILmax}$  unless otherwise specified.


Figure 17 SYNC Timing



(NOTE)

1. Busy = "High" during access of first byte of double byte immediate load.
2. Write operation during store instruction. Busy = "High" during first two cycles of a double-byte access and the first cycle of read-modify-write access.
3. AVMA is asserted on the cycle before a VMA cycle.


Figure 18 Address Bus Cycle-by-Cycle Performance



(NOTES)

1. Stack (W) refers to the following sequence:  $SP \leftarrow SP - 1$ , then  $ADDR \leftarrow SP$  with  $R/\overline{W} = \text{"Low"}$ . Stack (R) refers to the following sequence:  $ADDR \leftarrow SP$  with  $R/\overline{W} = \text{"High"}$ , then  $SP \leftarrow SP + 1$ .
2. PSHU, PULU instructions use the user stack pointer (i.e.,  $SP = U$ ) and PSHS, PULS use the hardware stack pointer (i.e.,  $SP = S$ ).
3. Vector refers to the address of an interrupt or reset vector (see Table 1).
4. The number of stack accesses will vary according to the number of bytes saved.
5. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)



(NOTES)

1. Stack (W) refers to the following sequence:  $SP \leftarrow SP - 1$ , then  $ADDR \leftarrow SP$  with  $R/\bar{W} = \text{"Low"}$ . Stack (R) refers to the following sequence:  $ADDR \leftarrow SP$  with  $R/\bar{W} = \text{"High"}$ , then  $SP \leftarrow SP + 1$ . PSHU, PULLU instructions use the user stack pointer (i.e.,  $SP = U$ ) and PSHS, PULS use the hardware stack pointer (i.e.,  $SP = S$ ).
2. Vector refers to the address of an interrupt or reset vector (see Table 1).
3. The number of stack accesses will vary according to the number of bytes saved.
4. VMA cycles will occur until an interrupt occurs.

Figure 18 Address Bus Cycle-by-Cycle Performance (Continued)

Table 4 8-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
CMPA, CMPB	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2 = A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply ( $A \times B \rightarrow D$ )
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memory
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2 = A, B, CC, DP)

(NOTE) A, B, CC or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 5 16-Bit Accumulator and Memory Instructions

Mnemonic(s)	Operation
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U or PC
TFR R, D	Transfer X, Y, S, U or PC to D

(NOTE) D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.



Table 6 Index Register Stack Pointer Instructions

Mnemonic(s)	Operation
CMPS, CMPU	Compare memory from stack pointer
CMPX, CMPY	Compare memory from index register
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC
LEAS, LEAU	Load effective address into stack pointer
LEAX, LEAY	Load effective address into index register
LDS, LDU	Load stack pointer from memory
LDX, LDY	Load index register from memory
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack
PSHU	Push A, B, CC, DP, D, X, Y, S, or PC onto user stack
PULS	Pull A, B, CC, DP, D, X, Y, U or PC from hardware stack
PULU	Pull A, B, CC, DP, D, X, Y, S or PC from user stack
STS, STU	Store stack pointer to memory
STX, STY	Store index register to memory
TFR R1, R2	Transfer D, X, Y, S, U or PC to D, X, Y, S, U or PC
ABX	Add B accumulator to X (unsigned)







Table 7 Branch Instructions

Mnemonic(s)	Operation
<b>SIMPLE BRANCHES</b>	
BEQ, LBEQ	Branch if equal
BNE, LBNE	Branch if not equal
BMI, LBMI	Branch if minus
BPL, LBPL	Branch if plus
BCS, LBSC	Branch if carry set
BCC, LBCC	Branch if carry clear
BVS, LBVS	Branch if overflow set
BVC, LBVC	Branch if overflow clear
<b>SIGNED BRANCHES</b>	
BGT, LBGT	Branch if greater (signed)
BGE, LBGE	Branch if greater than or equal (signed)
BEQ, LBEQ	Branch if equal
BLE, LBLE	Branch if less than or equal (signed)
BLT, LBLT	Branch if less than (signed)
<b>UNSIGNED BRANCHES</b>	
BHI, LBHI	Branch if higher (unsigned)
BHS, LBHS	Branch if higher or same (unsigned)
BEQ, LBEQ	Branch if equal
BLS, LBLs	Branch if lower or same (unsigned)
BLO, LBLO	Branch if lower (unsigned)
<b>OTHER BRANCHES</b>	
BSR, LBSR	Branch to subroutine
BRA, LBRA	Branch always
BRN, LBRN	Branch never

Table 8 Miscellaneous Instructions

Mnemonic(s)	Operation
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Return from interrupt
RTS	Return from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line



INSTRUCTION/FORMS		HD6309E ADDRESSING MODES															DESCRIPTION	5 3 2 1 0							
		IMPLIED			DIRECT			EXTENDED			IMMEDIATE			INDEXED <sup>①</sup>				RELATIVE			H	N	Z	V	C
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	OP	~	#		
BSR	BSR															8D	7	2	Branch to Subroutine	•	•	•	•	•	
	LBSR															17	9	3	Long Branch to Subroutine	•	•	•	•	•	
BVC	BVC															28	3	2	Branch V = 0	•	•	•	•	•	
	LBVC															10	5(6)	4	Long Branch V = 0	•	•	•	•	•	
BVS	BVS															28									
	LBVS															29	3	2	Branch V = 1	•	•	•	•	•	
CLR	CLRA	4F	2	1															0 → A	•	0	1	0	0	
	CLRB	5F	2	1															0 → B	•	0	1	0	0	
CMP	CLR				0F	6	2	7F	7	3						6F	6+	2+	0 → M	•	0	1	0	0	
	CMPA				91	4	2	B1	5	3	81	2	2	A1	4+	2+			Compare M from A	•	1	1	1	1	
CMPB	CMPB				D1	4	2	F1	5	3	C1	2	2	E1	4+	2+			Compare M from B	•	1	1	1	1	
	CMPD				10	7	3	10	8	4	10	5	4	10	7+	3+			Compare M: M + 1 from D	•	1	1	1	1	
CMPX	CMPD				93			B3			83			A3					Compare M: M + 1 from S	•	1	1	1	1	
	CMPX				11	7	3	11	8	4	11	5	4	11	7+	3+			Compare M: M + 1 from U	•	1	1	1	1	
CMPY	CMPX				9C	6	2	BC	7	3	8C	4	3	AC	6+	2+			Compare M: M + 1 from X	•	1	1	1	1	
	CMPY				10	7	3	10	8	4	10	5	4	10	7+	3+			Compare M: M + 1 from Y	•	1	1	1	1	
COM	COMA	43	2	1														A → A	•	1	1	0	1		
	COMB	53	2	1														B → B	•	1	1	0	1		
CWA1	COM				03	6	2	73	7	3						63	6+	2+	M → M	•	1	1	0	1	
	CWA1										3C	≥20	2					CC ^ IMM → CC (except 1 → E)	(	7	)				
DAA	DAA	19	2	1														Wait for Interrupt	•	1	1	8	1		
DEC	DECA	4A	2	1														Decimal Adjust A	•	1	1	1	1		
	DECB	5A	2	1														A - 1 → A	•	1	1	1	•		
EOR	DEC				0A	6	2	7A	7	3						6A	6+	2+	B - 1 → B	•	1	1	1	•	
	EORA				98	4	2	B8	5	3	88	2	2	A8	4+	2+			M - 1 → M	•	1	1	1	•	
EXG	EORB				D8	4	2	F8	5	3	C8	2	2	E8	4+	2+			A ⊕ M → A	•	1	1	0	•	
	EXG	R1, R2	1E	7	2													B ⊕ M → B	•	1	1	0	•		
INC	INCA	4C	2	1														R1 → R2	(	10	)				
	INCB	5C	2	1														A + 1 → A	•	1	1	1	•		
JMP	INC				0C	6	2	7C	7	3						6C	6+	2+	B + 1 → B	•	1	1	1	•	
	JMP				0E	3	2	7E	4	3						6E	3+	2+	M + 1 → M	•	1	1	1	•	
LD	JSR				9D	7	2	BD	8	3						AD	7+	2+	EA → PC	•	•	•	•	•	
	LD	LDA	96	4	2	B6	5	3	86	2	2	A6	4+	2+			Jump to Subroutine	•	•	•	•	•			
LEA	LDB	D6	4	2	F6	5	3	C6	2	2	E6	4+	2+			M → A	•	1	1	0	•				
	LDB	DC	5	2	FC	6	3	CC	3	3	EC	5+	2+			M → B	•	1	1	0	•				
LSL	LDD	10	6	3	10	7	4	10	4	4	10	6+	3+			M: M + 1 → D	•	1	1	0	•				
	LDS	DE	5	2	FE	6	3	CE	3	3	EE	5+	2+			M: M + 1 → S	•	1	1	0	•				
LSR	LDU	DE	5	2	FE	6	3	CE	3	3	EE	5+	2+			M: M + 1 → U	•	1	1	0	•				
	LDX	9E	5	2	BE	6	3	8E	3	3	AE	5+	2+			M: M + 1 → X	•	1	1	0	•				
MUL	LDY	10	6	3	10	7	4	10	4	4	10	6+	3+			M: M + 1 → Y	•	1	1	0	•				
	MUL	3D	11	1													EA → S	•	•	•	•	•			
NEG	LEAS																EA → U	•	•	•	•	•			
	LEAU																EA → X	•	•	•	•	•			
NOP	LEAX																EA → Y	•	•	•	•	•			
	LEAY																	•	•	•	•	•			
NOP	LSLA	48	2	1														A) 	•	1	1	1	1		
	LSLB	58	2	1														B) 	•	1	1	1	1		
NOP	LSL				08	6	2	78	7	3						68	6+	2+	M) 	•	1	1	1	1	
	LSRA	44	2	1														A) 	•	0	1	•	1		
NOP	LSRB	54	2	1														B) 	•	0	1	•	1		
	LSR				04	6	2	74	7	3						64	6+	2+	M) 	•	0	1	•	1	
NOP	MUL																	A × B → D (Unsigned)	•	•	1	•	⑨		
	NEG	40	2	1														A + 1 → A	⑧	1	1	1	1		
NOP	NEGA	50	2	1														B + 1 → B	⑧	1	1	1	1		
	NEGB				00	6	2	70	7	3						60	6+	2+	M + 1 → M	⑧	1	1	1	1	
NOP	NEG																	No Operation	•	•	•	•	•		

(to be continued)

INSTRUCTION/ FORMS		HD6309E ADDRESSING MODES															DESCRIPTION										
		IMPLIED			DIRECT			EXTENDED			IMMEDIATE			INDEXED <sup>(1)</sup>				RELATIVE			5	3	2	1	0		
		OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#		OP	~	#	OP	~	#	H	N	Z	V
OR	ORA			9A	4	2	BA	5	3	8A	2	2	AA	4+	2+								•	†	†	0	•
	ORB			DA	4	2	FA	5	3	CA	2	2	EA	4+	2+								•	†	†	0	•
	ORCC									1A	3	2											(	†	†	†	)
PSH	PSHS	34	5+ <sup>(4)</sup>	2																			•	•	•	•	•
	PSHU	36	5+ <sup>(4)</sup>	2																			•	•	•	•	•
PUL	PULS	35	5+ <sup>(4)</sup>	2																		(	†	†	†	)	
	PULU	37	5+ <sup>(4)</sup>	2																		(	†	†	†	)	
ROL	ROLA	49	2	1																			•	†	†	†	†
	ROLB	59	2	1																			•	†	†	†	†
ROR	RORA	46	2	1	09	6	2	79	7	3			69	6+	2+								•	†	†	†	†
	RORB	56	2	1																			•	†	†	†	†
ROR	ROR	46	2	1	06	6	2	76	7	3			66	6+	2+								•	†	†	†	†
RTI		3B	6/15	1																		(	†	†	†	)	
RTS		39	5	1																			•	•	•	•	•
SBC	SBCA				92	4	2	B2	5	3	82	2	2	A2	4+	2+						(8	†	†	†	†	
	SBCB				D2	4	2	F2	5	3	C2	2	2	E2	4+	2+						(8	†	†	†	†	
SEX		1D	2	1																			•	†	†	•	•
ST	STA				97	4	2	B7	5	3			A7	4+	2+								•	†	†	0	•
	STB				D7	4	2	F7	5	3			E7	4+	2+								•	†	†	0	•
	STD				DD	5	2	FD	6	3			ED	5+	2+								•	†	†	0	•
	STS				10	6	3	10	7	4			10	6+	3+								•	†	†	0	•
						DF	5	2	FF	6	3			EF	5+	2+							•	†	†	0	•
	STU				DF	5	2	FF	6	3				EF	5+	2+							•	†	†	0	•
	STX				9F	5	2	BF	6	3				AF	5+	2+							•	†	†	0	•
STY				10	6	3	10	7	4				10	6+	3+							•	†	†	0	•	
SUB	SUBA				90	4	2	B0	5	3	80	2	2	A0	4+	2+							8	†	†	†	†
	SUBB				D0	4	2	F0	5	3	C0	2	2	E0	4+	2+							8	†	†	†	†
	SUBD				93	6	2	B3	7	3	83	4	3	A3	6+	2+							•	†	†	†	†
SWI	SWI <sup>(6)</sup>	3F	19	1																			•	•	•	•	•
	SWI2 <sup>(6)</sup>	10	20	2																			•	•	•	•	•
	SWI3 <sup>(6)</sup>	3F	11	20	2																		•	•	•	•	•
SYNC		13	≥4	1																			•	•	•	•	
TFR	R1, R2	1F	6	2																		(	†	†	†	)	
TST	TSTA	4D	2	1																			•	†	†	0	•
	TSTB	5D	2	1																			•	†	†	0	•
	TST				0D	6	2	7D	7	3			6D	6+	2+								•	†	†	0	•

(NOTES)

- (1) This column gives a base cycle and byte count. To obtain total count, and the values obtained from the INDEXED ADDRESSING MODES table.
- (2) R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.  
The 8 bit registers are: A, B, CC, DP  
The 16 bit registers are: X, Y, U, S, D, PC
- (3) EA is the effective address.
- (4) The PSH and PUL instructions require 5 cycle plus 1 cycle for each byte pushed or pulled.
- (5) 5(6) means: 5 cycles if branch not taken, 6 cycles if taken.
- (6) SWI sets 1 and F bits. SWI2 and SWI3 do not affect I and F.
- (7) Conditions Codes set as a direct result of the instruction.
- (8) Value of half-carry flag is undefined.
- (9) Special Case — Carry set if b7 is SET.
- (10) Condition Codes set as a direct result of the instruction if CC is specified, and not affected otherwise.

LEGEND:

OP	Operation Code (Hexadecimal)	Z	Zero (byte)
~	Number of MPU Cycles	V	Overflow, 2's complement
#	Number of Program Bytes	C	Carry from bit 7
+	Arithmetic Plus	†	Test and set if true, cleared otherwise
-	Arithmetic Minus	•	Not Affected
x	Multiply	CC	Condition Code Register
M	Complement of M	:	Concatenation
→	Transfer Into	∨	Logical or
H	Half-carry (from bit 3)	∧	Logical and
N	Negative (sign bit)	⊕	Logical Exclusive or

Table 10 Hexadecimal Values of Machine Codes

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#				
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+				
01	*	↑			31	LEAY	↑↓	4+	2+	61	*	↑						
02	*		32	LEAS	4+	2+		62	*									
03	COM		6	2	33	LEAU	Indexed	4+	2+	63	COM		6+	2+				
04	LSR		6	2	34	PSHS	Implied	5+	2	64	LSR		6+	2+				
05	*		35	PULS	5+	2	65	*										
06	ROR		6	2	36	PSHU	↑	5+	2	66	ROR		6+	2+				
07	ASR		6	2	37	PULU		5+	2	67	ASR		6+	2+				
08	ASL, LSL		6	2	38	*	↓	5	1	68	ASL, LSL		6+	2+				
09	ROL		6	2	39	RTS		3	1	69	ROL		6+	2+				
0A	DEC		6	2	3A	ABX	Implied	6, 15	1	6A	DEC		6+	2+				
0B	*	3B	RTI	Immed	≥ 20	2		6C	INC	6+	2+							
0C	INC	6	2		3C	CWAI	11	1	6D	TST	6+	2+						
0D	TST	6	2	3D	MUL	Implied	19	1	6E	JMP	3+	2+						
0E	JMP	3	2	3E	*		Implied	70	NEG	Extended	7	3						
0F	CLR	Direct	6	2	3F	SWI		2	1	71	*	↑						
10	} See Next Page	-	-	-	40	NEGA	↑	2	1	72	*		7	3				
11		-	-	-	41	*		2	1	73	COM				7	3		
12	NOP	Implied	2	1	42	*	2		1	74	LSR		7	3				
13	SYNC	Implied	≡ 4	1	43	COMA		2	1	75	*				7	3		
14	*	44		LSRA	2	1	76		ROR	7	3							
15	*	45	*	2		1	77	ASR	7				3					
16	LBRA	Relative	5		3	46	RORA	2		1	78			ASL, LSL	7	3		
17	LBSR	Relative	9	3	47	ASRA	2		1	79	ROL		7	3				
18	*	Implied	2	1	48	ASLA, LSLA		2	1	7A	DEC				7	3		
19	DAA				49	ROLA	2		1	7B	*	7	3					
1A	ORCC	Immed	3	2	4A	DECA		2	1	7C	INC			7	3			
1B	*	-	3	2	4B	*	2		1	7D	TST	7	3					
1C	ANDCC	Immed			4C	INCA		2	1	7E	JMP			4	3			
1D	SEX	Implied	2	1	4D	TSTA	2		1	7F	CLR	Extended	7			3		
1E	EXG	↑↓	8	2	4E	*		2	1	80	SUBA			Immed	2		2	
1F	TFR		Implied	6	2	4F	CLRA		Implied	2	1	81	CMPA			2		2
20	BRA	↑	Relative	3	2	50	NEGB	↑		2	1	82	SBCA	2	2			
21	BRN					3	2		51			*	2			1	83	SUBD
22	BHI					3	2		52			*		2	1		84	ANDA
23	BLS					3	2		53			COMB	2			1	85	BITA
24	BHS, BCC					3	2		54			LSRB		2	1		86	LDA
25	BLO, BCS					3	2		55			*	2			1	87	*
26	BNE					3	2		56			RORB		2	1		88	EORA
27	BEQ					3	2		57			ASRB	2			1	89	ADCA
28	BVC					3	2		58			ASLB, LSLB		2	1		8A	ORA
29	BVS					3	2		59			ROLB	2			1	8B	ADDA
2A	BPL	3	2	5A	DECB	2	1	8C	CMPX	Immed	4	3						
2B	BMI	3	2	5B	*			2	1				8D	BSR	Relative	7	2	
2C	BGE	3	2	5C	INCB	2	1			8E	LDX	Immed	3	3				
2D	BLT	3	2	5D	TSTB			2	1	8F	*							
2E	BGT	↓	Relative	3	2	5E	*			Implied	2	1						
2F	BLE					3	2	5F	CLRB									

LEGEND:  
 ~ Number of MPU cycles (less possible push pull or indexed-mode cycles)  
 # Number of program bytes  
 \* Denotes unused opcode

(to be continued)

OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
90	SUBA	Direct	4	2	C6	LDB	Immed	2	2	FC	LDD	Extended	6	3
91	CMPA		4	2	C7	*		2	2	FD	STD		6	3
92	SBCA		4	2	C8	EORB		2	2	FE	LDU	6	3	
93	SUBD		6	2	C9	ADCB		2	2	FF	STU	6	3	
94	ANDA		4	2	CA	ORB		2	2					
95	BITA		4	2	CB	ADDB		2	2					
96	LDA		4	2	CC	LDD		3	3					
97	STA		4	2	CD	*								
98	EORA		4	2	CE	LDU		Immed	3	3				
99	ADCA		4	2	CF	*								
9A	ORA	4	2											
9B	ADDA	4	2	D0	SUBB	Direct	4	2	1021	LBRN	Relative	5	4	
9C	CMPX	6	2	D1	CMPB		4	2	1022	LBHI		5(6)	4	
9D	JSR	7	2	D2	SBCB		4	2	1023	LBLS		5(6)	4	
9E	LDX	5	2	D3	ADDD		6	2	1024	LBHS, LBCC		5(6)	4	
9F	STX	5	2	D4	ANDB		4	2	1025	LBCS, LBLO		5(6)	4	
				D5	BITB		4	2	1026	LBNE		5(6)	4	
A0	SUBA	Indexed	4+	2+	D6		LDB	4	2	1027		LB EQ	5(6)	4
A1	CMPA		4+	2+	D7		STB	4	2	1028		LBVC	5(6)	4
A2	SBCA		4+	2+	D8		EORB	4	2	1029		LBVS	5(6)	4
A3	SUBD		6+	2+	D9		ADCB	4	2	102A		LBPL	5(6)	4
A4	ANDA		4+	2+	DA	ORB	4	2	102B	LBMI	5(6)	4		
A5	BITA		4+	2+	DB	ADDB	4	2	102C	LBGE	5(6)	4		
A6	LDA		4+	2+	DC	LDD	5	2	102D	LBLT	5(6)	4		
A7	STA		4+	2+	DD	STD	5	2	102E	LBGT	5(6)	4		
A8	EORA		4+	2+	DE	LDU	5	2	102F	LBLE	Relative	5(6)	4	
A9	ADCA		4+	2+	DF	STU	5	2	103F	SWI2	Implied	20	2	
AA	ORA	4+	2+					1083	CMPD	Immed	5	4		
AB	ADDA	4+	2+	E0	SUBB	Indexed	4+	2+	108C	CMPY	Immed	5	4	
AC	CMPX	6+	2+	E1	CMPB		4+	2+	108E	LDY	Immed	4	4	
AD	JSR	7+	2+	E2	SBCB		4+	2+	1093	CMPD	Direct	7	3	
AE	LDX	5+	2+	E3	ADDD		6+	2+	109C	CMPY	Direct	7	3	
AF	STX	5+	2+	E4	ANDB		4+	2+	109E	LDY	Direct	6	3	
				E5	BITB		4+	2+	109F	STY	Direct	6	3	
B0	SUBA	Extended	5	3	E6		LDB	4+	2+	10A3	CMPD	Indexed	7+	3+
B1	CMPA		5	3	E7		STB	4+	2+	10AC	CMPY	Indexed	7+	3+
B2	SBCA		5	3	E8		EORB	4+	2+	10AE	LDY	Indexed	6+	3+
B3	SUBD		7	3	E9		ADCB	4+	2+	10AF	STY	Indexed	6+	3+
B4	ANDA		5	3	EA	ORB	4+	2+	10B3	CMPD	Extended	8	4	
B5	BITA		5	3	EB	ADDB	4+	2+	10BC	CMPY	Extended	8	4	
B6	LDA		5	3	EC	LDD	5+	2+	10BE	LDY	Extended	7	4	
B7	STA		5	3	ED	STD	5+	2+	10BF	STY	Extended	7	4	
B8	EORA		5	3	EE	LDU	5+	2+	10CE	LDS	Immed	4	4	
B9	ADCA		5	3	EF	STU	5+	2+	10DE	LDS	Direct	6	3	
BA	ORA	5	3					10DF	STS	Direct	6	3		
BB	ADDA	5+	3	F0	SUBB	Extended	5	3	10EE	LDS	Indexed	6+	3+	
BC	CMPX	7	3	F1	CMPB		5	3	10EF	STS	Indexed	6+	3+	
BD	JSR	8	3	F2	SBCB		5	3	10FE	LDS	Extended	7	4	
BE	LDX	6	3	F3	ADDD		7	3	10FF	STS	Extended	7	4	
BF	STX	6	3	F4	ANDB		5	3	113F	SWI3	Implied	20	2	
				F5	BITB		5	3	1183	CMPU	Immed	5	4	
C0	SUBB	Immed	2	2	F6		LDB	5	3	118C	CMPS	Immed	5	4
C1	CMPB		2	2	F7		STB	5	3	1193	CMPU	Direct	7	3
C2	SBCB		2	2	F8		EORB	5	3	119C	CMPS	Direct	7	3
C3	ADDD		4	3	F9		ADCB	5	3	11A3	CMPU	Indexed	7+	3+
C4	ANDB		2	2	FA	ORB	5	3	11AC	CMPS	Indexed	7+	3+	
C5	BITB		2	2	FB	ADDB	5	3	11B3	CMPU	Extended	8	4	
									11BC	CMPS	Extended	8	4	

(NOTE): All unused opcodes are both undefined and illegal

■ NOTE FOR USE

● Execution Sequence of CLR Instruction

Example: CLR (Extended)

Cycle #	Address	Data	R/ $\bar{W}$	Description
1	8000	7F	1	Opcode Fetch
2	8001	A0	1	Operand Address, High Byte
3	8002	00	1	Operand Address, Low Byte
4	FFFF	*	1	VMA Cycle
5	A000	80	1	Read the Data
6	FFFF	*	1	VMA Cycle
7	A000	00	0	Store Fixed "00" into Specified Location

\* The data bus has the data at that particular address.


Cycle-by-cycle flow of CLR instruction (Direct, Extended, Indexed Addressing Mode) is shown below. In this sequence the content of the memory location specified by the operand is read before writing "00" into it. Note that status Flags, such as IRQ Flag, will be cleared by this extra data read operation when accessing the control/status register (sharing the same address between read and write) of peripheral devices.

● The Noise of HD6309E at Bus Outputs Changing

We shall notify you of the noise of the HD6309E.

The noise over 0.8V may appear on the output signals when data bus or address bus outputs change from "High" to "Low". Problems and countermeasure are shown as follows.

- (1) The Noise at Data Bus Outputs Changing ("High"→"Low")  
Problem: The noise over 0.8V may appear on A<sub>15</sub>~A<sub>13</sub>, R/W outputs change (worst case; \$FF→\$00) as shown in Figure 19.



Noise peak (worst case); about 1.5V

Test condition

T<sub>a</sub> = -20°C

V<sub>CC</sub> = 5.5V

Number of data bus lines switching from "High" to "Low" = 8

(\$FF→\$00) data bus load capacitance = 130pF

Period of the noise occurrence (reference data)

t = 6~34ns (T<sub>a</sub> = -20°C)

t = 8~43ns (T<sub>a</sub> = 25°C)

t = 12~54ns (T<sub>a</sub> = 75°C)

Figure 19 Noise at data bus output changing

Countermeasure: If the noise level can not be reduced by controlling data bus load capacitance or reducing V<sub>CC</sub> in your application system, connect damping resistors (about 100~150Ω) to data bus to reduce the noise level as shown in

Figure 20. Table 11 shows the relationship between damping resistors and electrical characteristics. Connecting damping resistors to data bus is effective to reduce the noise level as shown in Figure 21.






Figure 20 Connecting damping resistors to data bus

Table 11 The relationship between damping resistors and electrical characteristics

			R = 0Ω	R = 100 ~ 150Ω
HD63B09E (2MHz)	t <sub>DHW</sub>	T <sub>a</sub> = -20~0°C	20 ns	10 ns
		T <sub>a</sub> = 0~75°C	30 ns	15 ns
HD63C09E (3MHz)	t <sub>DDW</sub>		70 ns	80 ns
	t <sub>DHW</sub>	T <sub>a</sub> = -20~0°C	20 ns	10 ns
		T <sub>a</sub> = 0~75°C	30 ns	15 ns

Test condition  
 $V_{CC} = 5.5V$   
 $T_a = -20^{\circ}C$   
 data bus load capacitance  
 = 130pF






Figure 21 An example of the dependency of the noise voltage on damping resistors

**2. The Noise at Address Bus Outputs Changing**  
 ("High" → "Low")

AVMA outputs when address bus outputs change (worst case; \$FFFF→\$0000) as shown in Figure 22.

Problem: The noise over 0.8V may appear on BUSY, LIC, AVMA



Noise peak (worst case); about 1.5V

Test condition

T<sub>a</sub> = -20°C

V<sub>CC</sub> = 5.5V

Number of address bus lines switching from "High" to "Low" = 16 (\$FFFF→\$0000) address bus load capacitance = 90pF

Period of the noise occurrence (reference data)

t = 25~65ns (T<sub>a</sub> = -20°C)

t = 30~74ns (T<sub>a</sub> = 25°C)

t = 34~83ns (T<sub>a</sub> = 75°C)

Figure 22 Noise at address bus output changing

Countermeasure: To prevent the noise on BUSY, LIC, AVMA outputs from appearing, this signals must be latched at the negative edge of E or Q clock as

shown in Figure 23. An example of countermeasure circuit is shown in Figure 24.




Figure 23 An example of countermeasure of the noise




Figure 24 An example of countermeasure circuit

# HD64A180R0, HD64B180R0 CMOS MPU (Micro Processing Unit)

Based on a microcoded execution unit and advanced CMOS manufacturing technology, the HD64180 is an 8-bit MPU which provides the benefits of high performance, reduced system cost and low power operation while maintaining compatibility with the large base of industry standard 8-bit software.

Performance is improved by virtue of high operating frequency, pipelining, enhanced instruction set and an integrated Memory Management Unit (MMU) with 512k bytes memory physical address space.

System cost is reduced by incorporating key system functions on-chip including the MMU, two channel Direct Memory Access Controller (DMAC), wait state generator, dynamic RAM refresh, two channel Asynchronous Serial Communication Interface (ASCI), Clocked Serial I/O Port (CSI/O), two channel 16-bit Programmable Reload Timer (PRT), Versatile 12 source interrupt controller and a 'dual' ( $68 \times \times$ ,  $80 \times \times$ ) bus interface.

Low power consumption during normal CPU operation is supplemented by two specific software controlled low power operation modes.

The HD64180, when combined with CMOS VLSI memories and peripherals, is useful in system applications requiring high performance, battery power operation and standard software compatibility.

## ■ FEATURES

High Performance, High Integration CPU.

- Operating Frequency to 6 MHz.
- On-Chip MMU Supports 512k Bytes Memory and 64k Bytes I/O Address Space.
- Two Channel DMAC With Memory  $\longleftrightarrow$  Memory, Memory  $\longleftrightarrow$  I/O and Memory  $\longleftrightarrow$  Memory Mapped I/O Transfer Capability.
- WAIT Input and Wait State Generator for Slow Memory and I/O Device Interface.
- Programmable Dynamic RAM Refresh Addressing and Timing.
- Two Channel, Full Duplex Asynchronous Serial Communication Interface (ASCI) with Programmable Baud Rate Generator and Modem Control Handshake Signals.
- Clocked Serial I/O Port (CSI/O) with High Speed Operation (200k Bits/Second at 4 MHz).
- Two Channel 16-bit Programmable Reload Timer (PRT) for Counting, Timing and Output Waveform Generation.
- Versatile Interrupt Controller Manages Four External and Eight Internal Interrupt Sources.
- 'Dual Bus' Interface Compatible With All Standard Memory and Peripheral LSI.
- On-chip Clock Generator.

Enhanced Standard 8-bit Software Architecture.


- Fully Compatible with CP/M-80, CP/M Plus\*\* and Existing System and Application Software.
- Seven new Instructions including Multiply.
- On-chip I/O Address Relocation Register for Board Level Compatibility with Existing Systems and Software.
- SLEEP mode and SYSTEM STOP mode for Low Power Operation.

VLSI CMOS Process Technology.

- Low Power Operation – 75 mW at 6 MHz Operation.  
19 mW SYSTEM STOP mode at 6 MHz operation
- $V_{CC} = 5V \pm 10\%$  – Fully TTL Compatible.


\*\* CP/M-80 and CP/M plus are registered trademarks of Digital Research, Inc.

HD64A180ROP  
HD64B180ROP




(DP-64S)

HD64A180ROF  
HD64B180ROF



(FP-80)


HD64A180ROCP  
HD64B180ROCP




(CP-68)

■ PIN ARRANGEMENT (Top View)


- HD64A180ROP, HD64B180ROP



- HD64A180ROF, HD64B180ROF



- HD64A180ROCP, HD64B180ROCP




Type Name	Operating Frequency	Package
HD64A180ROP	4	DP-64S
HD64B180ROP	6	
HD64A180ROF	4	FP-80*
HD64B180ROF	6	
HD64A180ROCP	4	CP-68*
HD64B180ROCP	6	

\* Under Development

NC: Not Connected

(CP-68)

■ BLOCK DIAGRAM



### ■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3~+7.0	V
Input Voltage	$V_{in}$	-0.3~ $V_{CC}+0.3$	V
Operating Temperature	$T_{opr}$	0~+70	°C
Storage Temperature	$T_{stg}$	-55~+150	°C

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

### ■ ELECTRICAL CHARACTERISTICS

- DC CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$  unless otherwise specified)

Item	Symbol	Condition	min	typ	max	Unit
Input "H" Voltage RESET, EXTAL, NMI	$V_{IH1}$		$V_{CC}-0.6$	-	$V_{CC}+0.3$	V
Input "H" Voltage Except RESET, EXTAL, NMI	$V_{IH2}$		2.0	-	$V_{CC}+0.3$	V
Input "L" Voltage RESET, EXTAL, NMI	$V_{IL1}$		-0.3	-	0.6	V
Input "L" Voltage Except RESET, EXTAL, NMI	$V_{IL2}$		-0.3	-	0.8	V
Output "H" Voltage All Outputs	$V_{OH}$	$I_{OH} = -200\mu A$	2.4	-	-	V
		$I_{OH} = -20\mu A$	$V_{CC}-1.2$	-	-	
Output "L" Voltage All Outputs	$V_{OL}$	$I_{OL} = 1.6 mA$	-	-	0.45	V
Input Leakage Current All Inputs Except XTAL, EXTAL	$I_{IL}$	$V_{in} = 0.5 \sim V_{CC} - 0.5$	-	-	1.0	$\mu A$
Three State Leakage Current	$I_{TL}$	$V_{in} = 0.5 \sim V_{CC} - 0.5$	-	-	1.0	$\mu A$
Power Dissipation (Normal Operation)	$I_{CC}$	$f = 4 MHz$	-	10	20	mA
		$f = 6 MHz$	-	15	30	
Power Dissipation (SYSTEM STOP mode)		$f = 4 MHz$	-	2.5	5.0	mA
		$f = 6 MHz$	-	3.8	7.5	
Pin Capacitance	$C_p$	$V_{in} = 0V, f = 1 MHz$ $T_a = 25^\circ C$	-	-	12	pF



• AC CHARACTERISTICS ( $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$  unless otherwise specified)


Item	Symbol	Condition	HD64A180RO			HD64B180RO			Unit	
			min	typ	max	min	typ	max		
Clock Cycle Time	$t_{cyc}$	Fig.1 (1)	250	—	2000	162	—	2000	ns	
Clock "H" Pulse Width	$t_{CHW}$		110	—	—	57	—	—	ns	
Clock "L" Pulse Width	$t_{CLW}$		100	—	—	57	—	—	ns	
Clock Fall Time	$t_{cf}$		—	—	25	—	—	25	ns	
Clock Rise Time	$t_{cr}$		—	—	20	—	—	20	ns	
Address Delay Time	$t_{AD}$		—	—	110	—	—	105	ns	
			—	—	130*	—	—	125*		
Address Set-up Time ( $\overline{ME}$ or $\overline{IOE}$ ↓)	$t_{AS}$		45	—	—	10	—	—	ns	
			30**	—	—	-15**	—	—		
$\overline{ME}$ Delay Time 1	$t_{MED1}$		—	—	85	—	—	75	ns	
$\overline{RD}$ Delay Time 1	$t_{RDD1}$		—	—	85	—	—	75	ns	
$\overline{LIR}$ Delay Time 1	$t_{LD1}$		—	—	105	—	—	100	ns	
			—	—	120***	—	—	115***		
Address Hold Time ( $\overline{ME}$ or $\overline{IOE}$ ↓)	$t_{AH}$		80	—	—	35	—	—	ns	
$\overline{ME}$ Delay Time 2	$t_{MED2}$		—	—	85	—	—	75	ns	
$\overline{RD}$ Delay Time 2	$t_{RDD2}$	—	—	85	—	—	75	ns		
$\overline{LIR}$ Delay Time 2	$t_{LD2}$	—	—	105	—	—	100	ns		
Data Read Set-up Time	$t_{DRS}$	Fig.1 (1),(2), Fig.3(1)	50	—	—	45	—	—	ns	
Data Read Hold Time	$t_{DRH}$		0	—	—	0	—	—	ns	
ST Delay Time 1	$t_{STD1}$	Fig.1 (1), Fig.2	—	—	110	—	—	100	ns	
ST Delay Time 2	$t_{STD2}$		—	—	110	—	—	100	ns	
$\overline{WAIT}$ Set-up Time	$t_{WS}$	Fig.1 (1)	80	—	—	70	—	—	ns	
$\overline{WAIT}$ Hold Time	$t_{WH}$		70	—	—	60	—	—	ns	
Write Data Floating Delay Time	$t_{WDZ}$		—	—	100	—	—	95	ns	
$\overline{WR}$ Delay Time 1	$t_{WRD1}$		—	—	90	—	—	80	ns	
Write Data Delay Time	$t_{WDD}$		—	—	110	—	—	90	ns	
Write Data Set-up Time ( $\overline{WR}$ ↓)	$t_{WDS}$		60	—	—	40	—	—	ns	
$\overline{WR}$ Delay Time 2	$t_{WRD2}$		—	—	90	—	—	80	ns	
$\overline{WR}$ Pulse Width	$t_{WRP}$		220	—	—	135	—	—	ns	
Write Data Hold Time ( $\overline{WR}$ ↓)	$t_{WDH}$		60	—	—	40	—	—	ns	
$\overline{IOE}$ Delay Time 1	$t_{IOD1}$		—	—	85	—	—	75	ns	
$\overline{IOE}$ Delay Time 2	$t_{IOD2}$		—	—	85	—	—	75	ns	
$\overline{IOE}$ Delay Time 3 ( $\overline{LIR}$ ↓)	$t_{IOD3}$		Fig.1 (2)	540	—	—	340	—	—	ns
$\overline{INT}$ Set-up Time ( $\phi$ ↓)	$t_{INTS}$		Fig.1 (2), Fig.5	80	—	—	70	—	—	ns
$\overline{INT}$ Hold Time ( $\phi$ ↓)	$t_{INTH}$			70	—	—	60	—	—	ns

(to be continued)

NOTE) Each symbols shows the value at the following conditions.

1. Just after RESET (Restart address = 00000H)
  2. At the beginning of SLEEP mode or SYSTEM STOP mode  
(Starting address = 7FFFFH)
  3. After BUS RELEASE mode
- \*\*1. Just after RESET (Restart address = 00000H)
2. After BUS RELEASE mode
- \*\*\*1. Just after RESET (Restart address = 00000H)

Item	Symbol	Condition	HD64A180R0			HD64B180R0			Unit
			min	typ	max	min	typ	max	
NMI Pulse Width	$t_{NMW}$	Fig.1(2), Fig.5	120	—	—	120	—	—	ns
BUSREQ Set-up Time ( $\phi$ ↓)	$t_{BRS}$	Fig.1(2)	80	—	—	70	—	—	ns
BUSREQ Hold Time ( $\phi$ ↓)	$t_{BRH}$		70	—	—	60	—	—	ns
BUSACK Delay Time 1	$t_{BAD1}$		—	—	100	—	—	95	ns
BUSACK Delay Time 2	$t_{BAD2}$		—	—	100	—	—	95	ns
Bus Floating Delay Time	$t_{BZD}$		—	—	130	—	—	125	ns
ME Pulse Width (HIGH)	$t_{MEWH}$		200	—	—	110	—	—	ns
ME Pulse Width (LOW)	$t_{MEWL}$		210	—	—	125	—	—	ns
REF Delay Time 1	$t_{RFD1}$		—	—	110	—	—	100	ns
REF Delay Time 2	$t_{RFD2}$		—	—	110	—	—	100	ns
HALT Delay Time 1	$t_{HAD1}$		Fig.1(2), Fig.5	—	—	110	—	—	100
HALT Delay Time 2	$t_{HAD2}$	—		—	110	—	—	100	ns
DREQ $\bar{i}$ Set-up Time	$t_{DRQS}$	Fig.2	80	—	—	70	—	—	ns
DREQ $\bar{i}$ Hold Time	$t_{DRQH}$		70	—	—	60	—	—	ns
TEND $\bar{i}$ Delay Time 1	$t_{TED1}$		—	—	85	—	—	70	ns
TEND $\bar{i}$ Delay Time 2	$t_{TED2}$		—	—	85	—	—	70	ns
Enable Delay Time 1	$t_{ED1}$	Fig.3(1),(2)	—	—	100	—	—	95	ns
Enable Delay Time 2	$t_{ED2}$		—	—	100	—	—	95	ns
Timer Output Delay Time	$t_{TOD}$	Fig.4	—	—	300	—	—	300	ns
CSI/O Transmit Data Delay Time (Internal Clock Operation)	$t_{STDI}$	Fig.6	—	—	200	—	—	200	ns
CSI/O Transmit Data Delay Time (External Clock Operation)	$t_{STDE}$		—	—	$7.5$ $t_{cyc} + 300$	—	—	$7.5$ $t_{cyc} + 300$	ns
CSI/O Receive Data Set-up time (Internal Clock Operation)	$t_{SRSI}$		1	—	—	1	—	—	$t_{cyc}$
CSI/O Receive Data Hold Time (Internal Clock Operation)	$t_{SRHI}$		1	—	—	1	—	—	$t_{cyc}$
CSI/O Receive Data Set-up Time (External Clock Operation)	$t_{SRSE}$		1	—	—	1	—	—	$t_{cyc}$
CSI/O Receive Data Hold Time (External Clock Operation)	$t_{SRHE}$		1	—	—	1	—	—	$t_{cyc}$
RESET Set-up Time	$t_{RES}$	Fig.1(1)	120	—	—	120	—	—	ns
RESET Hold Time	$t_{REH}$		80	—	—	80	—	—	ns
Oscillator Stabilization Time	$t_{OSC}$		—	—	20	—	—	20	ms



\*1 Output buffer is off at this point.

Figure 1 CPU Timing (1)




Figure 1 CPU Timing (2)




Figure 2 DMA Control Signals




Figure 3 E Clock Timing (1)




Figure 3 E Clock Timing (2)




Figure 4 Timer Output Timing




Figure 5 SLP Execution Cycle








Figure 6 CSI/O Receive/Transmit Timing




Reference Level (Input)



Reference Level (Output)



EXTAL Rise time and Fall time



Inputs, other than EXTAL, Rise time and Fall time

Figure 7 Bus Timing Test Load (TTL Load)

## INDEX

1. PIN DESCRIPTION	393
2. CPU REGISTERS	395
3. ADDRESSING MODES	396
4. CPU BUS TIMING	398
5. HALT AND LOW POWER OPERATION MODES	403
6. INTERRUPTS	405
7. MEMORY MANAGEMENT UNIT (MMU)	415
8. DYNAMIC RAM REFRESH CONTROL	419
9. WAIT STATE GENERATOR	420
10. DMA CONTROLLER (DMAC)	422
11. ASYNCHRONOUS SERIAL COMMUNICATION INTERFACE (ASCI)	429
12. CLOCKET SERIAL I/O PORT (CSI/O)	434
13. PROGRAMMABLE RELOAD TIMER (PRT)	438
14. INTERNAL I/O REGISTERS	441
15. E CLOCK OUTPUT TIMING —6800 TYPE BUS INTERFACE—	444
16. ON-CHIP CLOCK GENERATOR	446
17. MISCELLANEOUS	448
18. OPERATION NOTES	448
19. INSTRUCTION SET	462
20. INSTRUCTION SUMMARY IN ALPHABETICAL ORDER	478
21. OP-CODE MAP	488
22. BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE	491
23. REQUEST ACCEPTANCES IN EACH OPERATING MODE	510
24. REQUEST PRIORITY	511
25. OPERATION MODE TRANSITION	511
26. STATUS SIGNALS	512
27. PIN STATUS DURING RESET AND LOW POWER OPERATION MODES	513
28. INTERNAL I/O REGISTERS	514



**1 PIN DESCRIPTION**

**XTAL (IN)**

Crystal oscillator connection. Should be left open if an external TTL clock is used. It is noted this input is not a TTL level input. See Table D.C. characteristics.

**EXTAL (IN)**

Crystal oscillator connection. An external TTL clock can be input on this line. This input is schmitt triggered.

**$\phi$  (OUT)**

System Clock. The frequency is equal to one-half of crystal oscillator.

**RESET — CPU Reset (IN)**

When LOW, initializes the HD64180 CPU. All output signals are held inactive during RESET.

**A<sub>0</sub>-A<sub>17</sub> — Address Bus (OUT, 3-STATE)**

**A<sub>18</sub>/TOUT**

19-bit address bus provides physical memory addresses of up to 512k bytes. The address bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ and BUSACK LOW. A<sub>18</sub> is multiplexed with the TOUT output from PRT channel 1. During RESET, the address bus function is selected. TOUT function can be selected under software control.

**D<sub>0</sub>-D<sub>7</sub> — Data Bus (IN/OUT, 3-STATE)**

Bidirectional 8-bit data bus. The data bus enters the high impedance state during RESET and when another device acquires the bus as indicated by BUSREQ and BUSACK LOW.

**RD — Read (OUT, 3-STATE)**

Used during a CPU read cycle to enable transfer from the external memory or I/O device to the CPU data bus.

**WR — Write (OUT, 3-STATE)**

Used during a CPU write cycle to enable transfer from the CPU data bus to the external memory or I/O device.

**ME — Memory Enable (OUT, 3-STATE)**

Indicates memory read or write operation. The HD64180 asserts ME LOW in the following cases.

- (a) When fetching instructions and operands.
- (b) When reading or writing memory data.
- (c) During memory access cycles of DMA.
- (d) During dynamic RAM refresh cycles.

**IOE — I/O Enable (OUT, 3-STATE)**

Indicates I/O read or write operation. The HD64180 asserts IOE LOW in the following cases.

- (a) When reading or writing I/O data.
- (b) During I/O access cycles of DMA.
- (c) During INT<sub>0</sub> acknowledge cycle

**WAIT — Bus Cycle Wait (IN)**

Introduces wait states to extend memory and I/O cycles. If LOW at the falling edge of T<sub>2</sub>, a wait state (Tw) is inserted. Wait states will continue to be inserted until the WAIT input is sampled HIGH at the falling edge of Tw, at which time the bus cycle will proceed to completion.

**E — Enable (OUT)**

Synchronous clock for connection to HD63 × × series and other 6800/6500 series compatible peripheral LSIs.

**BUSREQ — Bus Request (IN)**

Another device may request use of the bus by asserting BUSREQ LOW. The CPU will stop executing instructions and

places the address bus, data bus, RD, WR, ME and IOE in the high impedance state.

**BUSACK — Bus Acknowledge (OUT)**

When the CPU completes bus release (in response to BUSREQ LOW), it will assert BUSACK LOW. This acknowledges that the bus is free for use by the requesting device.

**HALT — Halt/Sleep Status (OUT)**

Asserted LOW after execution of the HALT or SLP instructions. Used with LIR and ST output pins to encode CPU status.

**LIR — Load Instruction Register (OUT)**

Asserted LOW when the current cycle is an op-code fetch cycle. Used with HALT and ST output pins to encode CPU status.

**ST — Status (OUT)**

Used with the HALT and LIR output pins to encode CPU status.

Table 1 Status Summary

ST	HALT	LIR	Operation
0	1	0	CPU operation (1st op-code fetch)
1	1	0	CPU operation (2nd op-code and 3rd op-code fetch)
1	1	1	CPU operation (MC except for op-code fetch)
0	X	1	DMA operation
0	0	0	HALT mode
1	0	1	SLEEP mode (including SYSTEM STOP mode)

NOTE) X: Don't care  
MC: Machine cycle

**REF — Refresh (OUT)**

When LOW, indicates the CPU is in the dynamic RAM refresh cycle and the low-order 8 bits (A<sub>0</sub>-A<sub>7</sub>) of the address bus contain the refresh address.

**NMI — Non-Maskable Interrupt (IN)**

When edge transition from HIGH to LOW is detected, forces the CPU to save certain state information and vector to an interrupt service routine at address 0066H. The saved state information is restored by executing the RETN (Return from Non-Maskable Interrupt) instruction.

**INT<sub>0</sub> — Maskable Interrupt Level 0 (IN)**

When LOW, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software. INT<sub>0</sub> requests service using one of three software programmable interrupt modes.

Mode	Operation
0	Instruction fetched and executed from data bus.
1	Instruction fetched and executed from address 0038H.
2	Vector System — Low-order 8 bits vector table address fetched from data bus.

In all modes, the saved state information is restored by executing RETI (Return from Interrupt) instruction.

**$\overline{\text{INT}}_1, \overline{\text{INT}}_2$  – Maskable Interrupt Level 1, 2 (IN)**

When LOW, requests a CPU interrupt (unless masked) and saves certain state information unless masked by software.  $\overline{\text{INT}}_1$  and  $\overline{\text{INT}}_2$  (and internally generated interrupts) request interrupt service using a vector system similar to Mode 2 of  $\overline{\text{INT}}_0$ .

 **$\overline{\text{DREQ}}_0$  – DMA Request – Channel 0 (IN)**

When LOW (programmable edge or level sensitive), requests DMA transfer service from channel 0 of the HD64180 DMAC.  $\overline{\text{DREQ}}_0$  is used for Channel 0 memory  $\longleftrightarrow$  I/O and memory  $\longleftrightarrow$  memory mapped I/O transfers.  $\overline{\text{DREQ}}_0$  is not used for memory  $\longleftrightarrow$  memory transfers. This pin is multiplexed with  $\text{CKA}_0$ .

 **$\overline{\text{TEND}}_0$  – Transfer End – Channel 0 (OUT)**

Asserted LOW synchronous with the last write cycle of channel 0 DMA transfer to indicate DMA completion to an external device. This pin is multiplexed with  $\text{CKA}_1$ .

 **$\overline{\text{DREQ}}_1$  – DMA Request – Channel 1 (IN)**

When LOW (programmable edge or level sense), requests DMA transfer service from channel 1 of the HD64180 DMAC. Channel 1 supports Memory  $\longleftrightarrow$  I/O transfers.

 **$\overline{\text{TEND}}_1$  – Transfer End – Channel 1 (OUT)**

Asserted LOW synchronous with the last write cycle of channel 1 DMA transfer to indicate DMA completion to an external device.

 **$\text{TXA}_0$  – Asynchronous Transmit Data – Channel 0 (OUT)**

Asynchronous transmit data from channel 0 of the Asynchronous Serial Communication Interface (ASCI).

 **$\text{RXA}_0$  – Asynchronous Receive Data – Channel 0 (IN)**

Asynchronous receive data to channel 0 of the ASCI.

 **$\text{CKA}_0$  – Asynchronous Clock – Channel 0 (IN/OUT)**

Clock input/output for channel 0 of the ASCI. This pin is multiplexed (software selectable) with  $\overline{\text{DREQ}}_0$ .

 **$\text{RTS}_0$  – Request to Send – Channel 0 (OUT)**

Programmable modem control output signal for channel 0 of the ASCI.

 **$\overline{\text{CTS}}_0$  – Clear to Send – Channel 0 (IN)**

Modem control input signal for channel 0 of the ASCI.

 **$\overline{\text{DCD}}_0$  – Data Carrier Detect – Channel 0 (IN)**

Modem control input signal for channel 0 of the ASCI.

 **$\text{TXA}_1$  – Asynchronous Transmit Data – Channel 1 (OUT)**

Asynchronous transmit data from channel 1 of the ASCI.

 **$\text{RXA}_1$  – Asynchronous Receive Data – Channel 1 (IN)**

Asynchronous receive data to channel 1 of the ASCI.

 **$\text{CKA}_1$  – Asynchronous Clock – Channel 1 (IN/OUT)**

Clock input/output for channel 1 of the ASCI. This pin is multiplexed (software selectable) with  $\overline{\text{TEND}}_0$ .

 **$\overline{\text{CTS}}_1$  – Clear to Send – Channel 1 (IN)**

Modem control input signal for channel 1 of the ASCI. This pin is multiplexed (software selectable) with RXS.

 **$\text{TXS}$  – Clocked Serial Transmit Data (OUT)**

Clocked serial transmit data from the Clocked Serial I/O Port (CSI/O).

 **$\text{RXS}$  – Clocked Serial Receive Data (IN)**

Clocked serial receive data to the CSI/O. This pin is multiplexed (software selectable) with ASCI channel 1  $\overline{\text{CTS}}_1$  modem control input.

 **$\text{CKS}$  – Serial Clock (IN/OUT)**

Input or output clock for the CSI/O.

 **$\text{TOUT}$  – Timer Output (OUT)**

Pulse output from Programmable Reload Timer channel 1. This pin is multiplexed (software selectable) with  $A_{18}$  (Address 18).

 **$V_{CC}$  – Power Supply** **$V_{SS}$  – Ground****Multiplexed pin descriptions** **$A_{18}/\text{TOUT}$** 

During RESET, this pin is initialized as  $A_{18}$  pin. If either TOC1 or TOC0 bit in Timer Control Register (TCR) is set to 1, TOUT function is selected.

If TOC1 and TOC0 bits are cleared to 0,  $A_{18}$  function is selected.

 **$\text{CKA}_0/\overline{\text{DREQ}}_0$** 

During RESET, this pin is initialized as  $\text{CKA}_0$  pin. If either DM1 or SM1 in DMA Mode Register (DMODE) is set to 1,  $\overline{\text{DREQ}}_0$  function is always selected.

 **$\text{CKA}_1/\overline{\text{TEND}}_0$** 

During RESET, this pin is initialized as  $\text{CKA}_1$  pin. If  $\overline{\text{CKAID}}$  bit in ASCI control register ch 1 (CNTLA1) is set to 1,  $\overline{\text{TEND}}_0$  function is selected. If  $\overline{\text{CKAID}}$  bit is set to 0,  $\text{CKA}_1$  function is selected.

 **$\text{RXS}/\overline{\text{CTS}}_1$** 

During RESET, this pin is initialized as RXS pin. If CTS1E bit in ASCI status register ch1 (STAT1) is set to 1,  $\overline{\text{CTS}}_1$  function is selected.

If CTS1E bit is set to 0, RXS function is selected.

## 2 CPU REGISTERS

The HD64180 CPU registers consist of Register Set GR, Register Set GR' and Special Registers.

The Register Set GR consists of 8-bit Accumulator (A), 8-bit Flag Register (F), and three General Purpose Registers (BC, DE, and HL) which may be treated as 16-bit registers (BC, DE, and HL) or as individual 8-bit registers (B, C, D, E, H, and L) depending on the instruction to be executed. The Register Set GR' is alternate register set of Register Set GR and also contains Accumulator

(A'), Flag Register (F') and three General Purpose Registers (BC', DE', and HL'). While the alternate Register Set GR' contents are not directly accessible, the contents can be programmably exchanged at high speed with those of Register Set GR.

The Special Registers consist of 8-bit Interrupt Vector Register (I), 8-bit R Counter (R), two 16-bit Index Registers (IX and IY), 16-bit Stack Pointer (SP), and 16-bit Program Counter (PC).

Fig. 8 shows CPU registers configuration.




Figure 8 CPU Register Configuration

### 2.1 Register Description

#### (1) Accumulator (A, A')

The Accumulator (A) serves as the primary register used for many arithmetic, logical and I/O instructions.

#### (2) Flag Registers (F, F')

The flag register stores various status bits (described in the next section) which reflect the results of instruction execution.

#### (3) General Purpose Registers (BC, BC', DE, DE', HL, HL')

The General Purpose Registers are used for both address and data operation. Depending on instruction, each half (8 bits) of these registers (B, C, D, E, H, and L) may also be used.

#### (4) Interrupt Vector Register (I)

For interrupts which require a vector table address to be calculated ( $\overline{INT}_0$ , Mode 2,  $\overline{INT}_1$ ,  $\overline{INT}_2$ , and internal interrupts), the Interrupt Vector Register (I) provides the most significant byte of the vector table address.

#### (5) R Counter (R)

The least significant seven bits of the R Counter (R) serve to count the number of instructions executed by the HD64180. R is

incremented for each CPU op-code fetch cycles (each LIR cycles).

#### (6) Index Registers (IX, and IY)

The Index Registers are used for both address and data operations. For addressing, the contents of a displacement specified in the instruction are added to or subtracted from the Index Register to determine an effective operand address.

#### (7) Stack Pointer (SP)


The Stack Pointer (SP) contains the memory address based LIFO stack.

#### (8) Program Counter (PC)

The Program Counter (PC) contains the address of the instruction to be executed and is automatically updated after each instruction fetch.

#### (9) Flag Register (F)

The Flag Register stores the logical state reflecting the results of instruction execution. The contents of the Flag Register are used to control program flow and instruction operation.



**S: Sign (bit 7)**

S stores the state of the most significant bit (bit 7) of the result. This is useful for operations with signed numbers in which values with bit 7 = 1 are interpreted as negative.

**Z: Zero (bit 6)**

Z is set to 1 when instruction execution results containing 0. Otherwise, Z is reset to 0.

**H: Half Carry (bit 4)**

H is used by the DAA (Decimal Adjust Accumulator) instruction to reflect borrow or carry from the least significant 4 bits and thereby adjust the results of BCD addition and subtraction.

**P/V: Parity/Overflow (bit 2)**

P/V serves a dual purpose. For logical operations P/V is set to 1 if the number of 1 bit in the result is even and P/V is reset to 0 if the number of 1 bit in the result is odd. For two complement arithmetic, P/V is set to 1 if the operation produces a result which is outside the allowable range (+127 to -128 for 8-bit operations, +32767 to -32768 for 16-bit operations).

**N: Negative (bit 1)**

N is set to 1 if the last arithmetic instruction was a subtract operation (SUB, DEC, CP, etc.) and N is reset to 0 if the last arithmetic

instruction was an addition operation (ADD, INC, etc.).

**C: Carry (bit 0)**

C is set to 1 when a carry (addition) or borrow (subtraction) from the most significant bit of the result occurs. C is also affected by Accumulator logic operations such as shifts and rotates.

**3 ADDRESSING MODES**

The HD64180 instruction set includes eight addressing modes.

- Implied Register
- Register Direct
- Register Indirect
- Indexed
- Extended
- Immediate
- Relative
- IO

**(1) Implied Register (IMP)**

Certain op-codes automatically imply register usage, such as the arithmetic operations which inherently reference the Accumulator, Index Registers, Stack Pointer and General Purpose Registers.

**(2) Register Direct (REG)**

Many op-codes contain bit fields specifying registers to be used for the operation. The exact bit field definition vary depending on instruction as follows.

**8-bit Register**

g or g' field	Register
0 0 0	B
0 0 1	C
0 1 0	D
0 1 1	E
1 0 0	H
1 0 1	L
1 1 0	-
1 1 1	A

ww field	Register
0 0	B C
0 1	D E
1 0	H L
1 1	S P

xx field	Register
0 0	B C
0 1	D E
1 0	I X
1 1	S P

**16-bit Register**

zz field	Register
0 0	B C
0 1	D E
1 0	H L
1 1	A F

yy field	Register
0 0	B C
0 1	D E
1 0	I Y
1 1	S P

Suffixed H and L to ww,xx,yy,zz (ex. wwH,IXL) indicate upper and lower 8-bit of the 16-bit register respectively.


**(3) Register Indirect (REG)**

The memory operand address is contained in one of the 16-bit General Purpose Registers (BC, DE and HL).




**(4) Indexed (INDX)**

The memory operand address is calculated using the contents of an Index Register (IX or IY) and an 8-bit signed displacement specified in the instruction.




**(5) Extended (EXT)**

The memory operand address is specified by two bytes contained in the instruction.




**(6) Immediate (IMMED)**

The memory operands are contained within one or two bytes of the instruction.



**(7) Relative (REL)**

Relative addressing mode is only used by the conditional and unconditional branch instructions. The branch displacement (relative to the contents of the program counter) is contained in the instruction.



**(8) IO (IO)**

IO addressing mode is used only by I/O instructions. This mode specifies I/O address ( $\overline{IOE} = 0$ ) and outputs them as follows.

- (1) An operand is output to  $A_0-A_7$ . The Contents of Accumulator is output to  $A_8-A_{15}$ .
- (2) The Contents of Register B is output to  $A_0-A_7$ . The Contents of Register C is output to  $A_8-A_{15}$ .
- (3) An operand is output to  $A_0-A_7$ . 00H is output to  $A_8-A_{15}$ . (useful for internal I/O register access)
- (4) The Contents of Register C is output to  $A_0-A_7$ . 00H is output to  $A_8-A_{15}$ . (useful for internal I/O register access)

#### 4 CPU BUS TIMING

This section explains the HD64180 CPU timing for the following operations.

- (1) Instruction (op-code) fetch timing.
- (2) Operand and data read/write timing.
- (3) I/O read/write timing.
- (4) Basic instruction (fetch and execute) timing.
- (5) RESET timing.
- (6) BUSREQ/BUSACK bus exchange timing.

The basic CPU operation consists of one or more "machine cycles" (MC). A machine cycle consists of three system clocks,  $T_1$ ,  $T_2$  and  $T_3$  while accessing memory or I/O, or it consists of one system clock,  $T_1$  while the CPU internal operation. The system clock ( $\phi$ ) is half frequency of crystal oscillation (Ex. 8 MHz crystal  $\rightarrow \phi$  of 4

MHz, 250 nsec). For interfacing to slow memory or peripherals, optional wait states ( $T_w$ ) may be inserted between  $T_2$  and  $T_3$ .

#### 4.1 Instruction (op-code) Fetch Timing

Fig. 9 shows the instruction (op-code) fetch timing with no wait states.

An op-code fetch cycle is externally indicated when the  $\overline{\text{LIR}}$  (Load Instruction Register) output pin is LOW.

In the first half of  $T_1$ , the address bus ( $A_0-A_{18}$ ) is driven with the contents of the Program Counter (PC). Note that this is the translated address output of the HD64180 on-chip MMU.

In the second half of  $T_1$ , the  $\overline{\text{ME}}$  (Memory Enable) and  $\overline{\text{RD}}$  (Read) signals are asserted LOW, enabling the memory.

The op-code on the data bus is latched at the rising edge of  $T_3$  and the bus cycle terminates at the end of  $T_3$ .




Figure 9 Op-Code Fetch Timing

Fig. 10 illustrates the insertion of wait states ( $T_w$ ) into the op-code fetch cycle. Wait states ( $T_w$ ) are controlled by the external  $\overline{\text{WAIT}}$  input combined with an on-chip programmable wait state generator.

At the falling edge of  $T_2$  the combined  $\overline{\text{WAIT}}$  input is sampled. If

$\overline{\text{WAIT}}$  input is asserted LOW, a wait state ( $T_w$ ) is inserted. The address bus,  $\overline{\text{ME}}$ ,  $\overline{\text{RD}}$  and  $\overline{\text{LIR}}$  are held stable during wait states. When the  $\overline{\text{WAIT}}$  is sampled inactive HIGH at the falling edge of  $T_3$ , the bus cycle enters  $T_3$  and completes at the end of  $T_3$ .




Figure 10 Op-Code Fetch Timing (with wait state)

**4.2 Operand and Data Read/Write Timing**

The instruction operand and data read/write timing differs from op-code fetch timing in two ways. First, the LIR output is held inactive. Second, the read cycle timing is relaxed by one-half clock cycle since data is latched at the falling edge of  $T_3$ .

Instruction operands include immediate data, displacement and extended addresses and have the same timing as memory data reads.

During memory write cycles the  $\overline{ME}$  signal goes active in the

second half of  $T_1$ . At the end of  $T_1$ , the data bus is driven with the write data.

At the start of  $T_2$ , the  $\overline{WR}$  signal is asserted LOW enabling the memory.  $\overline{ME}$  and  $\overline{WR}$  go inactive in the second half of  $T_3$  followed by deactivation of the write data on the data bus.

Wait states ( $T_w$ ) are inserted as previously described for op-code fetch cycles.

Fig. 11 illustrates the read/write timing without wait states ( $T_w$ ), while Fig. 12 illustrates read/write timing with wait states ( $T_w$ ).




Figure 11 Memory Read/Write Timing (without wait state)




Figure 12 Memory Read/Write Timing (with wait state)

**4.3 I/O Read/Write Timing**

I/O instructions cause data read/write transfer which differs from memory data transfer in the following three ways. The I/O Enable (I/O Enable) signal is asserted LOW instead of the ME signal. The 16-bit I/O address is not translated by the MMU and A<sub>16</sub>-A<sub>18</sub> are held

LOW. At least one wait state (Tw) is always inserted for I/O read and write cycles (except internal I/O cycles).

Fig. 13 shows I/O read/write timing with the automatically inserted wait state (Tw).




Figure 13 I/O Read/Write Timing

**4.4 Basic Instruction Timing**

An instruction may consist of a number of machine cycles including op-code fetch, operand fetch and data read/write cycles. An instruction may also include cycles for internal processing in which case the bus is idle.

The example in Fig. 14 illustrates the bus timing for the data transfer instruction LD (IX+d),g. This instruction moves the contents of a CPU register (g) to the memory location with address

computed by adding a signed 8-bit displacement (d) to the contents of an index register (IX).

The instruction cycle starts with the two machine cycles to read the two bytes instruction op-code as indicated by  $\overline{LIR}$  LOW. Next, the instruction operand (d) is fetched.

The external bus is idle while the CPU computes the effective address. Finally, the computed memory location is written with the contents of the CPU register (g).






Figure 14 LD (IX+d), g Instruction Timing

**4.5 RESET Timing**

Fig. 15 shows the HD64180 hardware RESET timing. If the RESET pin is LOW for at least six clock cycles, processing is termi-

nated and the HD64180 restarts execution from (logical and physical) address 00000H.




Figure 15 RESET Timing

**4.6 BUSREQ/BUSACK Bus Exchange Timing**

The HD64180 can coordinate the exchange of control, address and data bus ownership with another bus master. The alternate bus master can request the bus release by asserting the BUSREQ (Bus Request) input LOW. After the HD64180 releases the bus, it relinquishes control to the alternate bus master by asserting the BUSACK (Bus Acknowledge) output LOW.

The bus may be released by the HD64180 at the end of each machine cycle. In this context a machine cycle consists of a minimum of 3 clock cycles (more if wait states are inserted) for op-code fetch, memory read/write and I/O read/write cycles. Except for these cases, a machine cycle corresponds to one clock cycle.

When the bus is released, the address ( $A_0-A_{18}$ ), data ( $D_0-D_7$ )

and control ( $\overline{ME}$ ,  $\overline{IOE}$ ,  $\overline{RD}$ , and  $\overline{WR}$ ) signals are placed in the high impedance state.

Note that dynamic RAM refresh is not performed when the HD64180 has released the bus. The alternate bus master must provide dynamic memory refreshing if the bus is released for long periods of time.

Fig. 16 illustrates BUSREQ/BUSACK bus exchange during a memory read cycle. Fig. 17 illustrates bus exchange when the bus release is requested during an HD64180 CPU internal operation. BUSREQ is sampled at the falling edge of the system clock prior to  $T_3$ ,  $T_1$  and  $T_x$  (BUS RELEASE state). If BUSREQ is asserted LOW at the falling edge of the clock state prior to  $T_x$ , another  $T_x$  is executed.




Figure 16 Bus Exchange Timing (1)




Figure 17 Bus Exchange Timing (2)

## 5 HALT AND LOW POWER OPERATION MODES

The HD64180 can operate in 4 different modes. HALT mode, IOSTOP mode and two low power operation modes — SLEEP and SYSTEM STOP. Note that in all operating modes, the basic CPU clock (XTAL, EXTAL) must remain active.

### 5.1 HALT Mode

HALT mode is entered by execution of the HALT instruction (op-code = 76H) and has the following characteristics.

- (1) The internal CPU clock remains active.
- (2) All internal and external interrupts can be received.
- (3) Bus exchange ( $\overline{\text{BUSREQ}}$  and  $\overline{\text{BUSACK}}$ ) can occur.
- (4) Dynamic RAM refresh cycle (REF) insertion continues at the programmed interval.
- (5) I/O operations (ASCII, CSI/O and PRT) continue.
- (6) The DMAC can operate.
- (7) The HALT output pin is asserted LOW.
- (8) The external bus activity consists of repeated 'dummy' fetches of the op-code following the HALT instruction.

Essentially, the HD64180 operates normally in HALT mode, except that instruction execution is stopped.

HALT mode can be exited in the following two ways.

#### RESET Exit from HALT Mode

If the RESET input is asserted LOW for at least six clock cycles, HALT mode is exited and the normal RESET sequence (restart at address 00000H) is initiated.

#### Interrupt Exit from HALT Mode

When an internal or external interrupt is generated, HALT mode is exited and the normal interrupt response sequence is initiated.

If the interrupt source is masked (individually by enable bit, or globally by IEF<sub>1</sub> state), the HD64180 remains in HALT mode. However, NMI interrupt will initiate the normal NMI interrupt response sequence independent of the state of IEF<sub>1</sub>.

HALT timing is shown in Fig. 18.




Figure 18 HALT Timing

### 5.2 SLEEP Mode

SLEEP mode is entered by execution of the 2 byte SLP instruction. SLEEP mode has the following characteristics.

- (1) The internal CPU clock stops, reducing power consumption.
- (2) The internal crystal oscillator does not stop.
- (3) Internal and external interrupt inputs can be received.
- (4) DRAM refresh cycles stop.
- (5) I/O operations using on-chip peripherals continue.
- (6) The internal DMAC stop.
- (7)  $\overline{\text{BUSREQ}}$  can be received and acknowledged.
- (8) Address outputs go HIGH and all other control signal output become inactive HIGH.
- (9) Data Bus, 3-state.

SLEEP mode is exited in one of two ways as shown below.

#### RESET Exit from SLEEP Mode

If the RESET input is held LOW for at least six clock cycles, the HD64180 will exit SLEEP mode and begin the normal RESET sequence with execution starting at address (logical and physical) 00000H.

#### Interrupt Exit from SLEEP Mode

The SLEEP mode is exited by detection of an external ( $\overline{\text{NMI}}$ ,  $\overline{\text{INT}}_0$ ,  $\overline{\text{INT}}_1$ ,  $\overline{\text{INT}}_2$ ) or internal (ASCII, CSI/O, PRT) interrupt.

In the case of NMI, SLEEP Mode is exited and the CPU begins the normal NMI interrupt response sequence.

In the case of all other interrupts, the interrupt response depends on the state of the global interrupt enable flag (IEF<sub>1</sub>) and the individual interrupt source enable bit.

If the individual interrupt condition is disabled by the corresponding enable bit, occurrence of that interrupt is ignored and the CPU remains in the SLEEP state.

Assuming the individual interrupt condition is enabled, the response to that interrupt depends on the global interrupt enable flag (IEF<sub>1</sub>). If interrupts are globally enabled (IEF<sub>1</sub>=1) and an individually enabled interrupt occurs, SLEEP mode is exited and the appropriate normal interrupt response sequence is executed.

If interrupts are globally disabled (IEF<sub>1</sub>=0) and an individually enabled interrupt occurs, SLEEP mode is exited and instruction execution begins with the instruction following the SLP instruction. Note that this provides a technique for synchronization with high speed external events without incurring the latency imposed by an interrupt response sequence.

Fig. 19 shows SLEEP timing.

**5.3 IOSTOP Mode**

IOSTOP mode is entered by setting the IOSTP bit of the I/O Control Register (ICR) to 1. In this case, on-chip I/O (ASCI, CSI/O, PRT) stops operating. However, the CPU continues to operate. Recovery from IOSTOP mode is by clearing the IOSTP bit in ICR to 0.

**5.4 SYSTEM STOP Mode**

SYSTEM STOP mode is the combination of SLEEP and IOSTOP modes. SYSTEM STOP mode is entered by setting the IOSTP bit in ICR to 1 followed by execution of the SLP instruction. In this mode, on-chip I/O and CPU stop operating, reducing power consumption. Recovery from SYSTEM STOP mode is the same as recovery from SLEEP mode, noting that internal I/O sources (disabled by IOSTOP) cannot generate a recovery interrupt.




Figure 19 SLEEP Timing

### 6 INTERRUPTS

The HD64180 CPU has twelve interrupt sources, four external and eight internal, with fixed priority.

This section explains the CPU registers associated with interrupt

processing, the TRAP interrupt, interrupt response modes and the external interrupts. The detailed discussion of internal interrupt generation (except TRAP) is presented in the appropriate hardware section (i.e. PRT, DMAC, ASCI and CSI/O).

Priority	Interrupt	
Higher	1	TRAP (Undefined Op-code Trap) . . . . . Internal Interrupt
Priority	2	NMI (Non Maskable Interrupt)
	3	INT <sub>0</sub> (Maskable Interrupt Level 0) } External Interrupt
	4	INT <sub>1</sub> (Maskable Interrupt Level 1) }
Priority	5	INT <sub>2</sub> (Maskable Interrupt Level 2) }
	6	Timer 0
	7	Timer 1
	8	DMA channel 0
	9	DMA channel 1
	10	Clocked Serial I/O Port
	11	Asynchronous SCI channel 0
	12	Asynchronous SCI channel 1
Lower		} Internal Interrupt

Figure 20 Interrupt Sources

#### 6.1 Interrupt Control Registers and Flags

The HD64180 contains three registers and two flags which are associated with interrupt processing.

Register and Flag Name	Function	Access Method
I	Contains upper 8-bit of interrupt vector	LD A, I and LD I, A instructions
IL	Contains lower 8-bit of interrupt vector	I/O instruction (addr = 33H)
ITC	Interrupt/Trap control	I/O instruction (addr = 34H)
IEF <sub>1</sub> , IEF <sub>2</sub>	Enable/disable interrupt	EI, DI, LD A, I, and LD A, R instructions

#### (1) Interrupt Vector Register (I)

Mode 2 for INT<sub>0</sub> external interrupt, INT<sub>1</sub> and INT<sub>2</sub> external interrupts and all internal interrupts (except TRAP) use a programmable vectored technique to determine the address at which interrupt processing starts. In response to the interrupt a 16-bit address is generated. This address accesses a vector table in memory to obtain the address at which execution restarts.


While the method for generation of the least significant byte of the table address differs, all vectored interrupts use the contents of I as the most significant byte of the table address. By programming the contents of I, vector tables can be relocated on 256 bytes boundaries throughout the 64k bytes logical address space.

Note that I is read/written with the LD A, I and LD I, A instructions rather than I/O (IN, OUT) instructions.

I is initialized to 00H during RESET.

#### (2) Interrupt Vector Low Register (IL)

Interrupt Vector Low Register (IL : I/O Address = 33H)




This register determines the most significant three bits of the low-order byte of the interrupt vector table address for external interrupts INT<sub>1</sub> and INT<sub>2</sub> and all internal interrupts (except TRAP). The five least significant bits are fixed for each specific interrupt source. By programming IL the vector table can be relocated on 32 bytes boundaries.

IL is initialized to 00H during RESET.

#### (3) INT/TRAP Control Register (ITC)

INT/TRAP Control Register (ITC : I/O Address = 34H)



ITC is used to handle TRAP interrupts and to enable or disable the external maskable interrupt inputs INT<sub>0</sub>, INT<sub>1</sub>, and INT<sub>2</sub>.

#### TRAP (bit 7)

This bit is set to 1 when an undefined op-code is fetched. TRAP can be reset under program control by writing it with 0, however it cannot be written with 1 under program control. TRAP is cleared to 0 during RESET.

#### UFO: Undefined Fetch Object (bit 6)

When a TRAP interrupt occurs (TRAP bit is set to 1), the contents of UFO allow determination of the starting address of the undefined instruction. This is necessary since the TRAP may occur on either the second or third byte of the op-code. UFO allows the stacked PC value (stacked in response to TRAP) to be correctly adjusted. If UFO = 0, the first op-code should be interpreted as the stacked PC-1. If UFO = 1, the first op-code address is stacked PC-2. UFO is read-only.

#### ITE2,1,0: Interrupt Enable 2,1,0 (bits 2-0)

ITE2, ITE1 and ITE0 enable and disable the external interrupt inputs INT<sub>2</sub>, INT<sub>1</sub>, and INT<sub>0</sub> respectively. If cleared to 0, the interrupt is masked. During RESET, ITE0 is initialized to 1 while ITE1 and ITE2 are initialized to 0.

#### Interrupt Enable Flag 1,2 (IEF<sub>1</sub>, IEF<sub>2</sub>)

IEF<sub>1</sub> controls the overall enabling and disabling of all internal and external maskable interrupts (i.e. all interrupts except NMI and

TRAP).

If  $IEF_1 = 0$ , all maskable interrupts are disabled.  $IEF_1$  can be reset to 0 by the DI (Disable Interrupts) instruction and set to 1 by the EI (Enable Interrupts) instruction.

The purpose of  $IEF_2$  is to correctly manage the occurrence of  $\overline{NMI}$ . During  $\overline{NMI}$ , the prior interrupt reception state is saved and all maskable interrupts are automatically disabled ( $IEF_1$  copied to

$IEF_2$  and then  $IEF_1$  cleared to 0). At the end of the  $\overline{NMI}$  interrupt service routine, execution of the RETN (Return from Non-maskable Interrupt) will automatically restore the interrupt receiving state (by copying  $IEF_2$  to  $IEF_1$ ) prior to the occurrence of  $\overline{NMI}$ .

$IEF_2$  state can be reflected in the P/V bit of the CPU Status register by executing LD A, I or LD A, R instructions.

Table 2 shows the state of  $IEF_1$  and  $IEF_2$ .

Table 2 State of  $IEF_1$  and  $IEF_2$

CPU Operation	$IEF_1$	$IEF_2$	REMARKS
RESET	0	0	Inhibits the interrupt except $\overline{NMI}$ and TRAP.
$\overline{NMI}$	0	$IEF_1$	Copies the contents of $IEF_1$ to $IEF_2$ .
RETN	$IEF_2$	not affected	Returns from the $\overline{NMI}$ service routine.
Interrupt except $\overline{NMI}$ and TRAP	0	0	Inhibits the interrupt except $\overline{NMI}$ and TRAP.
RETI	not affected	not affected	
TRAP	not affected	not affected	
EI	1	1	
DI	0	0	
LD A, I	not affected	not affected	Transfers the contents of $IEF_2$ to P/V flag.
LD A, R	not affected	not affected	Transfers the contents of $IEF_2$ to P/V flag.

## 6.2 TRAP Interrupt

The HD64180 generates a non-maskable (not affected by the state of  $IEF_1$ ) TRAP interrupt when an undefined op-code fetch occurs. This feature can be used to increase software reliability, implement an 'extended' instruction set, or both. TRAP may occur during op-code fetch cycles and also if an undefined op-code is fetched during the interrupt acknowledge cycle for  $\overline{INT}_0$  when Mode 0 is used.

When a TRAP interrupt occurs the HD64180 operates as follows.

- (1) The TRAP bit in the Interrupt TRAP/Control (ITC) register is set to 1.
- (2) The current PC (Program Counter) value, reflecting the location of the undefined op-code, is saved on the stack.
- (3) The HD64180 vectors to logical address 0. Note that if logical

address 0000H is mapped to physical address 00000H, the vector is the same as for RESET. In this case, testing the TRAP bit in ITC will reveal whether the restart at physical address 00000H was caused by RESET or TRAP.

The state of the UFO (Undefined Fetch Object) bit in ITC allows TRAP manipulation software to correctly 'adjust' the stacked PC depending on whether the second or third byte of the op-code generated the TRAP. If  $UFO = 0$ , the starting address of the invalid instruction is equal to the stacked PC-1. If  $UFO = 1$ , the starting address of the invalid instruction is equal to the stacked PC-2. Fig. 21 shows TRAP Timing.

Note that Bus Release cycle, Refresh cycle, DMA cycle and WAIT cycle can't be inserted just after  $T_{TP}$  state which is inserted for TRAP interrupt sequence.




Figure 21 (a) TRAP Timing – 2nd Op-code Undefined




Figure 21 (b) TRAP Timing – 2nd Op-code Undefined

**6.3 External Interrupts**

The HD64180 has four external hardware interrupt inputs.

- (1)  $\overline{NMI}$  — Non-maskable Interrupt
- (2)  $\overline{INT}_0$  — Maskable Interrupt Level 0
- (3)  $\overline{INT}_1$  — Maskable Interrupt Level 1
- (4)  $\overline{INT}_2$  — Maskable Interrupt Level 2

$\overline{NMI}$ ,  $\overline{INT}_0$ , and  $\overline{INT}_2$  have fixed interrupt response modes.  $\overline{INT}_0$  has three different software programmable interrupt response modes — Mode 0, Mode 1 and Mode 2.

**6.4  $\overline{NMI}$  — Non-Maskable Interrupt**

The  $\overline{NMI}$  interrupt input is edge sensitive and cannot be masked by software. When  $\overline{NMI}$  is detected, the HD64180 operates as follows.

- (1) DMAC operation is suspended by clearing the DME (DMA Main Enable) bit in DCNTL.
- (2) The PC is pushed onto the stack.
- (3) The contents of  $IEF_1$  are copied to  $IEF_2$ . This saves the interrupt reception state that existed prior to  $\overline{NMI}$ .
- (4)  $IEF_1$  is cleared to 0. This disables all external and internal maskable interrupts (i.e. all interrupts except  $\overline{NMI}$  and TRAP).

(5) Execution commences at logical address 0066H.

The last instruction of an  $\overline{NMI}$  service routine should be RETN (Return from Non-maskable Interrupt). This restores the stacked PC, allowing the interrupted program to continue. Furthermore, RETN causes  $IEF_2$  to be copied to  $IEF_1$ , restoring the interrupt reception state that existed prior to the  $\overline{NMI}$ .

Note that  $\overline{NMI}$ , since it can be accepted during HD64180 on-chip DMAC operation, can be used to externally interrupt DMA transfer. The  $\overline{NMI}$  service routine can reactivate or abort the DMAC operation as required by the application.

For  $\overline{NMI}$ , special care must be taken to insure that interrupt inputs do not 'overrun' the  $\overline{NMI}$  service routine. Unlimited  $\overline{NMI}$  inputs without a corresponding number of RETN instructions will eventually cause stack overflow.

Fig. 22 shows the use of  $\overline{NMI}$  and RETN while Fig. 23 details  $\overline{NMI}$  response timing.  $\overline{NMI}$  is edge sensitive and the internally latched  $\overline{NMI}$  falling edge is held until it is sampled. If the falling edge of  $\overline{NMI}$  is latched before the falling edge of clock state prior to  $T_3$  or  $T_i$  in the last machine cycle, the internally latched  $\overline{NMI}$  is sampled at the falling edge of the clock state prior to  $T_3$  or  $T_i$  in the last machine cycle and  $\overline{NMI}$  acknowledge cycle begins at the end of the current machine cycle.




Figure 22  $\overline{NMI}$  Sequence




Figure 23  $\overline{NMI}$  Timing



**6.5  $\overline{INT}_0$  — Maskable Interrupt Level 0**

The next highest priority external interrupt after  $\overline{NMI}$  is  $\overline{INT}_0$ .  $\overline{INT}_0$  is sampled at the falling edge of the clock state prior to  $T_3$  or  $T_i$  in the last machine cycle. If  $\overline{INT}_0$  is asserted LOW at the falling edge of the clock state prior to  $T_3$  or  $T_i$  in the last machine cycle,  $\overline{INT}_0$  is accepted. The interrupt is masked if either the IEF<sub>1</sub> flag or the ITE0 (Interrupt Enable 0) bit in ITC are cleared to 0. Note that after RESET the state is as follows.

- (1) IEF<sub>1</sub> is 0, so  $\overline{INT}_0$  is masked.
- (2) ITE0 is 1, so  $\overline{INT}_0$  is enabled by execution of the EI (Enable Interrupts) instruction.

The  $\overline{INT}_0$  interrupt is unique in that three programmable interrupt response modes are available — Mode 0, Mode 1, and Mode 2. The specific mode is selected with the IM 0, IM 1 and IM 2 (Set Interrupt Mode) instructions. During RESET, the HD64180 is initialized to use Mode 0 for  $\overline{INT}_0$ .

The three interrupt response modes for  $\overline{INT}_0$  are...


- (1) Mode 0 — Instruction fetch from data bus.
- (2) Mode 1 — Restart at logical address 0038H.
- (3) Mode 2 — Low byte vector table address fetch from data bus.

**$\overline{INT}_0$  Mode 0**

During the interrupt acknowledge cycle, an instruction is fetched from the data bus ( $D_0-D_7$ ) at the rising edge of  $T_3$ . Often, this instruction is one of the eight single byte RST (RESTART) instructions which stack the PC and restart execution at a fixed logical address. However, multibyte instructions can be processed if the interrupt acknowledging device can provide a multibyte response. Unlike all other interrupts, the PC is not automatically stacked.

Note that TRAP interrupt will occur if an invalid instruction is fetched during  $\overline{INT}_0$  Mode 0 interrupt acknowledge.

Fig. 24 shows  $\overline{INT}_0$  Mode 0 Timing.



\* Two wait states are automatically inserted.

Figure 24  $\overline{INT}_0$  Mode 0 Timing (RST Instruction on the Data Bus)

**$\overline{\text{INT}}_0$  Mode 1**

When  $\overline{\text{INT}}_0$  is received, the PC is stacked and instruction execution restarts at logical address 0038H. Both IEF<sub>1</sub> and IEF<sub>2</sub> flags are reset to 0, disabling all maskable interrupts. The interrupt service routine should normally terminate with the EI (Enable Interrupts)

instruction followed by the RETI (Return from Interrupt) instruction, so that the interrupts are reenabled. Fig. 25 shows the use of  $\overline{\text{INT}}_0$  (Mode 1) and RETI.

Fig. 26 shows  $\overline{\text{INT}}_0$  Mode 1 timing.





Figure 25  $\overline{\text{INT}}_0$  Mode 1 Interrupt Sequence



\* Two wait states are automatically inserted.

Figure 26  $\overline{\text{INT}}_0$  Mode 1 Timing

**$\overline{INT}_0$  Mode 2**

This method determines the restart address by reading the contents of a table residing in memory. The vector table consists of up to 128 two-byte restart addresses stored in low byte, high byte order.

The vector table address is located on 256 bytes boundaries in the 64k bytes logical address space as programmed in the 8-bit Interrupt Vector Register (I). Fig. 27 shows the  $\overline{INT}_0$  Mode 2 Vector acquisition.

During  $\overline{INT}_0$  Mode 2 acknowledge cycle, first, the low-order 8 bits of vector is fetched from the data bus at the rising edge of  $T_3$

and CPU acquires the 16-bit vector.

Next, the PC is stacked. Finally, the 16-bit restart address is fetched from the vector table and execution commences at that address.

Note that external vector acquisition is indicated by  $\overline{LIR}$  and  $\overline{IOE}$  both LOW. Two wait states ( $T_w$ ) are automatically inserted for external vector fetch cycles.

During RESET the Interrupt Vector Register (I) is initialized to 00H and, if necessary, should be set to a different value prior to the occurrence of a  $\overline{INT}_0$  Mode 2 interrupt. Fig. 28 shows  $\overline{INT}_0$  Mode 2 interrupt Timing.





Figure 27  $\overline{INT}_0$  Mode 2 Vector Acquisition



\* Two wait states are automatically inserted.

Figure 28  $\overline{INT}_0$  Mode 2 Timing

### 6.6 $\overline{INT}_1, \overline{INT}_2$

The operation of external interrupts  $\overline{INT}_1$  and  $\overline{INT}_2$  is a vector mode similar to  $\overline{INT}_0$  Mode 2. The difference is that  $\overline{INT}_1$  and  $\overline{INT}_2$  generate the low-order byte of vector table address using the IL (Interrupt Vector Low) register rather than fetching it from the data bus. This is also the interrupt response sequence used for all internal interrupts (except TRAP).

As shown in Fig. 29 the low-order byte of vector table address is comprised of the most significant three bits of the software programmable IL register and the least significant five bits which are a unique fixed value for each interrupt ( $\overline{INT}_1$ ,  $\overline{INT}_2$  and internal) source.

$\overline{INT}_1$  and  $\overline{INT}_2$  are globally masked by  $IEF_1 = 0$ . Each is also individually maskable by respectively clearing the ITE1 and ITE2 (bits 1, 2) of the INT/TRAP control register to 0.

During RESET,  $IEF_1$ , ITE1 and ITE2 bits are initialized to 0.

### 6.7 Internal Interrupts

Internal interrupts (except TRAP) use the same vectored response mode as  $\overline{INT}_1$  and  $\overline{INT}_2$  (Fig. 29). Internal interrupts are globally masked by  $IEF_1 = 0$ . Individual internal interrupts are enabled/disabled by programming each individual I/O (PRT, DMAC, CSI/O, ASCI) control register. The lower vector of  $\overline{INT}_1$ ,  $\overline{INT}_2$ , and internal interrupt are summarized in Table 3.




Figure 29  $\overline{INT}_1$ ,  $\overline{INT}_2$  and Internal Interrupts Vector Acquisition

Table 3 Interrupt Source and Lower Vector

Interrupt Source	Priority	IL			Fixed Code					
		b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	
$\overline{INT}_1$	Highest ↑ ↓ Lowest	*	*	*	0	0	0	0	0	
$\overline{INT}_2$		*	*	*	0	0	0	1	0	
PRT channel 0		*	*	*	0	0	1	0	0	
PRT channel 1		*	*	*	0	0	1	1	0	
DMA channel 0		*	*	*	0	1	0	0	0	
DMA channel 1		*	*	*	0	1	0	1	0	
CSI/O		*	*	*	0	1	1	0	0	
ASCI channel 0		*	*	*	0	1	1	1	0	
ASCI channel 1		Lowest	*	*	*	1	0	0	0	0

\* Programmable

**Interrupt Acknowledge Cycle Timing**

Fig. 30 shows interrupt acknowledge cycle timing for internal interrupts,  $\overline{INT}_1$ , and  $\overline{INT}_2$ .  $\overline{INT}_1$  and  $\overline{INT}_2$  are sampled at the falling

edge of clock state prior to  $T_3$  or  $T_i$  in the last machine cycle. If  $\overline{INT}_1$  or  $\overline{INT}_2$  is asserted LOW at the falling edge of clock state prior to  $T_3$  or  $T_i$  in the last machine cycle, the interrupt request is accepted.




Figure 30  $\overline{INT}_1$ ,  $\overline{INT}_2$  and Internal Interrupts Timing

**6.8 Interrupt Sources and Reset**

**(1) Interrupt Vector Register (I)**

All bits are reset to 0. Since  $I = 0$  locates the vector tables starting at logical address 0000H, vectored interrupts ( $\overline{INT}_0$  Mode 2,  $\overline{INT}_1$ ,  $\overline{INT}_2$  and internal interrupts) will overlap with fixed restart interrupts like RESET (0), NMI (0066H),  $\overline{INT}_0$  Mode 1 (0038H) and RST (0000H - 0038H). The vector table(s) can be built elsewhere in memory and located on 256 bytes boundaries by reprogramming I with the LD I, A instruction.

**(2) IL Register**

Bits 7 - 5 are reset to 0. The IL Register can be programmed to locate the vector table for  $\overline{INT}_1$ ,  $\overline{INT}_2$  and internal interrupts on 32 bytes sub-boundaries within the 256 bytes area specified by I.

**(3) IEF<sub>1</sub>, IEF<sub>2</sub> Flags**

Reset to 0. Interrupts other than  $\overline{NMI}$  and TRAP are disabled.

**(4) ITC Register**

ITE0 are set to 1. ITE1 and ITE2 are reset to 0.  $\overline{INT}_0$  can be enabled by the EI instruction, which sets IEF<sub>1</sub> = 1. To enable  $\overline{INT}_1$  and  $\overline{INT}_2$  also requires that the ITE1 and ITE2 bits be respectively set = 1 by writing to ITC.

**(5) I/O Control Registers**

Interrupt enable bits reset to 0. All HD64180 on-chip I/O (PRT, DMAC, CSI/O, ASCI) interrupts are disabled and can be individually enabled by writing to each I/O control register interrupt enable bit.

**6.9 Difference between  $\overline{INT}_0$  interrupt and the other interrupts ( $\overline{INT}_1$ ,  $\overline{INT}_2$  and internal interrupts) in the interrupt acknowledge cycles**

As shown in Fig. 24, Fig. 26, Fig. 28 and Fig. 30, the interrupt acknowledge cycle of  $\overline{INT}_0$  is different from those of the other interrupts, that is,  $\overline{INT}_1$ ,  $\overline{INT}_2$  and internal interrupts concerning the state of control signals. The state of the control signals in each interrupt acknowledge cycle are shown below.

$\overline{INT}_0$  interrupt acknowledge cycle:  $LIR = 0$ ,  $IOE = 0$ ,  $ST = 0$   
 $\overline{INT}_1$ ,  $\overline{INT}_2$ , and internal interrupt acknowledge cycle:  $LIR = 1$ ,  $IOE = 1$ ,  $ST = 0$

**7 MEMORY MANAGEMENT UNIT (MMU)**

The HD64180 contains an on-chip MMU which performs the translation of the CPU 64k bytes (16-bit addresses- 0000H to FFFFH) logical memory address space into a 512k bytes (19-bit addresses- 00000H to 7FFFFH) physical memory address space. Address translation occurs internally in parallel with other CPU operation.

**7.1 Logical Address Spaces**

The 64k bytes CPU logical address space is interpreted by the MMU as consisting of up to three separate logical address areas, Common Area 0, Bank Area and Common Area 1.

As shown in Fig. 31 a variety of logical memory configurations are possible. The boundaries between the Common and Bank Areas can be programmed with 4k bytes resolution.




Figure 31 Logical Address Mapping Examples

**7.2 Logical to Physical Address Translation**

Fig. 32 shows an example in which the three logical address space portions are mapped into a 512k bytes physical address space. The important points to note are that Common and Bank Areas can

overlap and that Common Area 1 and Bank Area can be freely relocated (on 4k bytes physical address boundaries). Common Area 0 (if it exists) is always based at physical address 00000H.




Figure 32 Logical → Physical Memory Mapping Example

**7.3 MMU Block Diagram**

The MMU block diagram is shown in Fig. 33. The MMU translates internal 16-bit logical addresses to external 19-bit physical addresses.




Figure 33 MMU Block Diagram

Whether address translation takes place depends on the type of CPU cycle as follows.

(1) Memory Cycles

Address Translation occurs for all memory access cycles including instruction and operand fetches, memory data reads and writes, hardware interrupt vector fetch and software interrupt restarts.

(2) I/O Cycles

The MMU is logically bypassed for I/O cycles. The 16-bit logical I/O address space corresponds directly with the 16-bit physical I/O address space. The upper three bits (A<sub>16</sub>-A<sub>18</sub>) of the physical address are always 0 during I/O cycles.




Figure 34 I/O Address Translation

(3) DMA Cycles

When the HD64180 on-chip DMAC is using the external bus, the MMU is physically bypassed. The 19-bit source and destination

registers in the DMAC are directly output on the physical address bus (A<sub>0</sub>-A<sub>18</sub>).



**7.4 MMU Registers**

Three MMU registers are used to program a specific configuration of logical and physical memory.

- (1) MMU Common/Bank Area Register (CBAR)
- (2) MMU Common Base Register (CBR)
- (3) MMU Bank Base Register (BBR)

CBAR is used to define the logical memory organization, while CBR and BBR are used to relocate logical areas within the 512k bytes physical address space. The resolution for both setting boundaries within the logical space and relocation within the physical

space is 4k bytes.

The CAR field of CBAR determines the start address of Common Area 1 (Upper Common) and by default, the end address of the Bank Area. The BAR field determines the start address of the Bank Area and by default, the end address of Common Area 0 (Lower Common).

The CA and BA fields of CBAR may be freely programmed subject only to the restriction that CA may never be less than BA. Fig. 35 and Fig. 36 shows example of logical memory organizations associated with different values of CA and BA.




Figure 35 Logical Memory Organization





Figure 36 Logical Space Configuration (Example)

7.5 MMU Register Description

(1) MMU Common/Bank Area Register (CBAR)

CBAR specifies boundaries within the HD64180 64k bytes logical address space for up to three areas, Common Area 0, Bank Area, and Common Area 1.



CA3-CA0: CA (bits 7-4)


CA specifies the start (low) address (on 4k bytes boundaries) for the Common Area 1. This also determines the last address of the Bank Area. All bits of CA are initialized to 1 during RESET.

BA3-BA0: BA (bits 3-0)

BA specifies the start (low) address (on 4k bytes boundaries) for the Bank Area. This also determines the last address of the Common Area 0. All bits of BA are initialized to 0 during RESET.


(2) MMU Common Base Register (CBR)

CBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Common Area 1 accesses. All bits of CBR are initialized to 0 during RESET.



(3) MMU Bank Base Register (BBR)

BBR specifies the base address (on 4k bytes boundaries) used to generate a 19-bit physical address for Bank Area accesses. All bits of BBR are initialized to 0 during RESET.



7.6 Physical Address Translation

Fig. 37 shows the way in which physical addresses are generated based on the contents of CBAR, CBR and BBR. MMU comparators classify an access by logical area as defined by CBAR. Depending on which of the three potential logical areas (Common Area 1, Bank Area or Common Area 0) is being accessed, the appropriate 7-bit base address is added to the upper 4 bits of the logical address, yielding a 19-bit physical address. CBR is associated with Common Area 1 accesses. Common Area 0 accesses use a (non-accessible, internal) base register which contains 0. Thus, Common Area 0, if defined, is always based at physical address 00000H.




Figure 37 Physical Address Generation

**7.7 MMU and RESET**

During RESET, all bits of the CA field of CBAR are set to 1 while all bits of the BA field of CBAR, CBR, and BBR are cleared to 0. The logical 64k bytes address space corresponds directly with the first 64k bytes (0000H to FFFFH) of the 512k bytes (00000H to 7FFFFH) physical address space. Thus, after RESET, the HD64180 will begin execution at logical and physical address 0.

**7.8 MMU Register Access Timing**

When data is written into CBAR, CBR, or BBR, the value will be effective from the cycle immediately following the I/O write cycle which updates these registers.

Care must be taken during MMU programming to insure that CPU program execution is not disrupted. Observe that the next cycle following MMU register programming will normally be an op-code fetch from the newly translated address. One simple technique is to localize all MMU programming routines in a Common Area that is always enabled.


**8 DYNAMIC RAM REFRESH CONTROL**

The HD64180 incorporates a dynamic RAM refresh control circuit including 8-bit refresh address generation and programmable refresh timing. This circuit generates asynchronous refresh cycles inserted at the programmable interval independent of CPU program execution. For systems which don't use dynamic RAM, the refresh function can be disabled.

When the internal refresh controller determines that a refresh cycle should occur, the current instruction is interrupted at the first breakpoint between machine cycles. The refresh cycle is inserted by placing the refresh address on A<sub>0</sub>-A<sub>7</sub> and the REF output is driven LOW.

Refresh cycles may be programmed to be either two or three clock cycles in duration by programming the REFW (Refresh Wait) bit in Refresh Control Register (RCR). Note that the external WAIT input and the internal wait state generator are not effective during refresh.

Fig. 38 shows the timing of a refresh cycle with a refresh wait (T<sub>RW</sub>) cycle.



NOTE: \* If three refresh cycles are specified, T<sub>RW</sub> is inserted. Otherwise, T<sub>RW</sub> is not inserted.  
MC: Machine Cycle

Figure 38 Refresh Timing

**8.1 Refresh Control Register (RCR)**

RCR specifies the interval and length of refresh cycles, as well as enabling or disabling the refresh function.

Refresh Control Register (RCR: I/O Address = 36H)

bit 7	6	5	4	3	2	1	0
REFE	REFW	-	-	-	-	CYC1	CYC0
R/W	R/W					R/W	R/W

**REFE: Refresh Enable (bit 7)**

REFE = 0 disables the refresh controller while REFE = 1 enables refresh cycle insertion. REFE is set to 1 during RESET.

**REFW: Refresh Wait (bit 6)**

REFW = 0 causes the refresh cycle to be two clocks in duration. REFW = 1 causes the refresh cycle to be three clocks in duration by adding a refresh wait cycle (T<sub>RW</sub>). REFW is set to 1 during RESET.

**CYC1, 0: Cycle Interval (bits 1-0)**

CYC1 and CYC0 specify the interval (in clock cycles) between refresh cycles.

In the case of dynamic RAMs requiring 128 refresh cycles every 2 ms (or 256 cycles every 4 ms), the required refresh interval is less than or equal to 15.625 μs. Thus, the underlined values indicate the best refresh interval depending on CPU clock frequency. CYC0 and CYC1 are cleared to 0 during RESET.

Table 4 Refresh Interval

CYC1	CYC0	Insertion interval	Time interval				
			$\phi$ : 10 MHz	8 MHz	6 MHz	4 MHz	2.5 MHz
0	0	10 states	(1.0 $\mu$ s)*	(1.25 $\mu$ s)*	1.66 $\mu$ s	2.5 $\mu$ s	4.0 $\mu$ s
0	1	20 states	(2.0 $\mu$ s)*	(2.5 $\mu$ s)*	3.3 $\mu$ s	5.0 $\mu$ s	8.0 $\mu$ s
1	0	40 states	(4.0 $\mu$ s)*	(5.0 $\mu$ s)*	6.6 $\mu$ s	10.0 $\mu$ s	16.0 $\mu$ s
1	1	80 states	(8.0 $\mu$ s)*	(10.0 $\mu$ s)*	13.3 $\mu$ s	20.0 $\mu$ s	32.0 $\mu$ s

\* calculated interval

**8.2 Refresh control and reset**

After RESET, based on the initialized value of RCR, refresh cycles will occur with an interval of 10 clock cycles and be 3 clock cycles in duration.

**8.3 Dynamic RAM refresh operation notes**

- (1) Refresh cycle insertion is stopped when the CPU is in the following states.
  - (a) During RESET
  - (b) When the bus is released in response to  $\overline{\text{BUSREQ}}$
  - (c) During SLEEP mode
  - (d) During WAIT states
- (2) Refresh cycles are suppressed when the bus is released in response to  $\overline{\text{BUSREQ}}$ . However, the refresh timer continues to operate. Thus, the time at which the first refresh cycle occurs after the HD64180 re-acquires the bus depends on the refresh timer, and has no timing relationship with the bus exchange.
- (3) Refresh cycles are suppressed during SLEEP mode. If a refresh cycle is requested during SLEEP mode, the refresh cycle request is internally 'latched' (until replaced with the next refresh request). The 'latched' refresh cycle is inserted at the end of the first machine cycle after SLEEP mode is exited. After this initial cycle, the time at which the next refresh cycle will occur depending on the refresh time, and has no timing relationship with the exit from SLEEP mode.
- (4) Regarding (2) and (3), the refresh address is incremented by 1 for each successful refresh cycle, not for each refresh request. Thus, independent of the number of 'missed' refresh requests, each refresh bus cycle will use a refresh address incremented by 1 from that of the previous refresh bus cycles.

**9 WAIT STATE GENERATOR**

**9.1 Wait State Timing**

To ease interfacing with slow memory and I/O devices, the HD64180 uses wait states ( $T_w$ ) to extend bus cycle timing. A wait state(s) is inserted based on the combined (logical OR) state of the external  $\overline{\text{WAIT}}$  input and an internal programmable wait state ( $T_w$ ) generator. Wait states ( $T_w$ ) can be inserted in both CPU execution and DMA transfer cycles.

**9.2  $\overline{\text{WAIT}}$  Input**

When the external  $\overline{\text{WAIT}}$  input is asserted LOW, wait state ( $T_w$ ) are inserted between  $T_2$  and  $T_3$  to extend the bus cycle duration. The  $\overline{\text{WAIT}}$  input is sampled at the falling edge of the system clock in  $T_2$  or  $T_w$ . If the  $\overline{\text{WAIT}}$  input is asserted LOW at the falling edge of the system clock in  $T_w$ , another  $T_w$  is inserted into the bus cycle. Note that  $\overline{\text{WAIT}}$  input transitions must meet specified set-up and hold times. This can easily be accomplished by externally synchronizing  $\overline{\text{WAIT}}$  input transitions with the rising edge of the system clock.

Dynamic RAM refresh is not performed during wait states ( $T_w$ ) and thus systems designs which uses the automatic refresh function must consider the affects of the occurrence and duration of wait states ( $T_w$ ).

Fig. 39 shows  $\overline{\text{WAIT}}$  timing.





Figure 39  $\overline{\text{WAIT}}$  Timing

**9.3 Programmable Wait State Insertion**

In addition to the  $\overline{\text{WAIT}}$  input, wait states ( $T_w$ ) can also be programmably inserted using the HD64180 on-chip wait state generator. Wait state ( $T_w$ ) timing applies for both CPU execution and on-chip DMAC cycles.

By programming the 4 significant bits of the DMA/WAIT Control Register (DCNTL), the number of wait states ( $T_w$ ) automatically inserted in memory and I/O cycles can be separately specified. Bits 4-5 specify the number of wait states ( $T_w$ ) inserted for I/O access and bits 6-7 specify the number of wait states ( $T_w$ ) inserted for memory access.



The number of wait states ( $T_w$ ) inserted in a specific cycle is the maximum of the number requested by the  $\overline{\text{WAIT}}$  input, and the

number automatically generated by the on-chip wait state generator.

**MW11, MW10: Memory Wait Insertion (bits 7-6)**

For CPU and DMAC cycles which access memory (including memory mapped I/O), 0 to 3 wait states may be automatically inserted depending on the programmed value in MW11 and MW10.

MW11	MW10	The number of wait states
0	0	0
0	1	1
1	0	2
1	1	3

**IW11, IW10: I/O Wait Insertion (bits 5-4)**

For CPU and DMA cycles which access external I/O (and interrupt acknowledge cycles), 1 to 6 wait states ( $T_w$ ) may be automatically inserted depending on the programmed value in IW11 and IW10.

IW11	IW10	The number of wait states				
		For external I/O registers accesses	For internal I/O registers accesses	For $\overline{\text{INT}}_0$ interrupt acknowledge cycles when $\overline{\text{LIR}}$ is LOW	For $\overline{\text{INT}}_1, \overline{\text{INT}}_2$ and internal interrupts acknowledge cycles (Note (2))	For $\overline{\text{NMI}}$ interrupt acknowledge cycles when $\overline{\text{LIR}}$ is LOW (Note (2))
0	0	1	0 (Note (1))	2	2	0
0	1	2		4		
1	0	3		5		
1	1	4		6		

NOTE: (1) For HD64180 internal I/O register access (I/O addresses 0000H-003FH), IW11 and IW10 do not determine wait state ( $T_w$ ) timing. For ASCII, CSI/O and PRT Data Register accesses, 0 to 4 wait states ( $T_w$ ) will be generated. Wait states inserted during access to these registers is a function of internal synchronization requirements and CPU state.

All other on-chip I/O register accesses (i.e. MMU, DMAC, ASCII Control Registers, etc.) have 0 wait states inserted and thus require only three clock cycles.

(2) For interrupt acknowledge cycles in which  $\overline{\text{LIR}}$  is HIGH, such as interrupt vector table read and PC stacking cycle, memory access timing applies.

**9.4  $\overline{\text{WAIT}}$  Input and RESET**

During RESET, MW11, MW10, IW11 and IW10 are all set to 1, selecting the maximum number of wait states ( $T_w$ ) (3 for memory accesses, 4 for external I/O accesses).

Also, note that the  $\overline{\text{WAIT}}$  input is ignored during RESET. For

example, if RESET is detected while the HD64180 is in a wait state ( $T_w$ ), the wait stated cycle in progress will be aborted, and the RESET sequence initiated. Thus, RESET has higher priority than  $\overline{\text{WAIT}}$ .

**10 DMA CONTROLLER (DMAC)**

The HD64180 contains a two channel DMA (Direct Memory Access) controller which supports high speed data transfer. Both channels (channel 0 and channel 1) have the following capabilities.

**Memory Address Space**

Memory source and destination addresses can be directly specified anywhere within the 512k bytes physical address space using 19-bit source and destination memory addresses. In addition, memory transfers can arbitrarily cross 64k bytes physical address boundaries without CPU intervention.

**I/O Address Space**

I/O source and destination addresses can be directly specified anywhere within the 64k bytes I/O address space (16-bit source and destination I/O addresses).

**Transfer Length**

Up to 64k bytes can be transferred based on a 16-bit byte count register.

**DREQ Input**

Level and edge sense  $\overline{\text{DREQ}}$  input detection are selectable.

**TEND Output**

Used to indicate DMA completion to external devices.

**Transfer Rate**

Each byte transfer can occur every six clock cycles. Wait states can be inserted in DMA cycles for slow memory or I/O devices. At the system clock ( $\phi$ ) = 6 MHz, the DMA transfer rate is as high as 1.0 megabytes/second (no wait states).

Additional feature disk for DMA interrupt request by DMA END.

Each channel has the following additional specific capabilities.

**Channel 0**

- Memory  $\longleftrightarrow$  memory, memory  $\longleftrightarrow$  I/O, memory  $\longleftrightarrow$  memory mapped I/O transfers
- Memory address increment, decrement, no-change
- Burst or cycle steal memory  $\longleftrightarrow$  memory transfers
- DMA to and from both ASCI channels
- Higher priority than DMAC channel 1

**Channel 1**

- Memory  $\longleftrightarrow$  I/O transfer
- Memory address increment, decrement

**DMAC Registers**

Each channel of the DMAC (channel 0, 1) has three registers specifically associated with that channel.

**Channel 0**

- SAR0 – Source Address Register
- DAR0 – Destination Address Register
- BCR0 – Byte Count Register

**Channel 1**

- MAR1 – Memory Address Register
- IAR1 – I/O Address Register
- BCR1 – Byte Count Register

The two channels share the following three additional registers in common.

- DSTAT – DMA Status Register
- DMODE – DMA Mode Register
- DCNTL – DMA Control Register

**10.1 DMAC Block Diagram**

Fig. 40 shows the HD64180 DMAC Block Diagram.




Figure 40 DMAC Block Diagram

**10.2 DMAC Register Description**

**(1) DMA Source Address Register Channel 0 (SAR0: I/O Address = 20H to 22H)**

Specifies the physical source address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 source can be memory, I/O or memory mapped I/O.

**(2) DMA Destination Address Register Channel 0 (DAR0: I/O Address = 23H to 25H)**

Specifies the physical destination address for channel 0 transfers. The register contains 19 bits and may specify up to 512k bytes memory addresses or up to 64k bytes I/O addresses. Channel 0 destination can be memory, I/O or memory mapped I/O.

**(3) DMA Byte Count Register Channel 0 (BCR0: I/O Address = 26H to 27H)**

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one. If "n" bytes should be transferred, "n" must be stored before the DMA operation.

**(4) DMA Memory Address Register Channel 1 (MAR1: I/O Address = 28H to 2AH)**

Specifies the physical memory address for channel 1 transfers. This may be destination or source memory address. This register contains 19 bits and may specify up to 512k bytes memory addresses.

**(5) DMA I/O Address Register Channel 1 (IAR1: I/O Address = 2BH to 2CH)**


Specifies the I/O address for channel 1 transfers. This may be destination or source I/O address. This register contains 16 bits and may specify up to 64k bytes I/O addresses.

**(6) DMA Byte Count Register Channel 1 (BCR1: I/O Address = 2EH to 2FH)**

Specifies the number of bytes to be transferred. This register contains 16 bits and may specify up to 64k bytes transfers. When one byte is transferred, the register is decremented by one.

**(7) DMA Status Register (DSTAT)**

DSTAT is used to enable and disable DMA transfer and DMA termination interrupts. DSTAT also allows determining the status of a DMA transfer i.e. completed or in progress.



**DE1: DMA Enable Channel 1 (bit 7)**

When DE1 = 1 and DME = 1, channel 1 DMA is enabled. When a DMA transfer terminates (BCR1 = 0), DE1 is reset to 0 by the DMAC. When DE1 = 0 and the DMA interrupt is enabled (DIE1 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE1, DWE1 should be written with 0 during the same register write access. Writing DE1 to 0 disables channel 1 DMA, but DMA is restartable. Writing DE1 to 1 enables channel 1 DMA and automatically sets DME (DMA Main Enable) to 1. DE1 is cleared to 0 during RESET.

**DE0: DMA Enable Channel 0 (bit 6)**

When DE0 = 1 and DME = 1, channel 0 DMA is enabled. When a DMA transfer terminates (BCR0 = 0), DE0 is cleared to 0 by the DMAC. When DE0 = 0 and the DMA interrupt is enabled

(DIE0 = 1), a DMA interrupt request is made to the CPU.

To perform a software write to DE0, DWE0 should be written with 0 during the same register write access. Writing DE0 to 0 disables channel 0 DMA. Writing DE0 to 1 enables channel 0 DMA and automatically sets DME (DMA Main Enable) to 1. DE0 is cleared to 0 during RESET.

**DWE1: DE1 Bit Write Enable (bit 5)**

When performing any software write to DE1, DWE1 should be written with 0 during the same access. DWE1 write value of 0 is not held and DWE1 is always read as 1.

**DWE0: DE0 Bit Write Enable (bit 4)**

When performing any software write to DE0, DWE0 should be written with 0 during the same access. DWE0 write value of 0 is not held and DWE0 is always read as 1.

**DIE1: DMA Interrupt Enable Channel 1 (bit 3)**

When DIE1 is set to 1, the termination of channel 1 DMA transfer (indicated when DE1 = 0) causes a CPU interrupt request to be generated. When DIE1 = 0, the channel 1 DMA termination interrupt is disabled. DIE1 is cleared to 0 during RESET.

**DIE0: DMA Interrupt Enable Channel 0 (bit 2)**

When DIE0 is set to 1, the termination channel 0 of DMA transfer (indicated when DE0 = 0) causes a CPU interrupt request to be generated. When DIE0 = 0, the channel 0 DMA termination interrupt is disabled. DIE0 is cleared to 0 during RESET.


**DME: DMA Main Enable (bit 0)**

A DMA operation is only enabled when its DE bit (DE0 for channel 0, DE1 for channel 1) and the DME bit are set to 1.

When NMI occurs, DME is reset to 0, thus disabling DMA activity during the NMI interrupt service routine. To restart DMA, DE0 and/or DE1 should be written with 1 (even if the contents are already 1). This automatically sets DME to 1, allowing DMA operations to continue. Note that DME cannot be directly written. It is cleared to 0 by NMI or indirectly set to 1 by setting DE0 and/or DE1 to 1. DME is cleared to 0 during RESET.

**(8) DMA Mode Register (DMODE)**

DMODE is used to set the addressing and transfer mode for channel 0.



**DM1, DM0: Destination Mode Channel 0 (bits 5, 4)**

Specifies whether the destination for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. DM1 and DM0 are cleared to 0 during RESET.

Table 5 Destination

DM1	DM0	Memory/I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

**SM1, SM0: Source Mode Channel 0 (bits 3, 2)**

Specifies whether the source for channel 0 transfers is memory, I/O or memory mapped I/O and the corresponding address modifier. SM1 and SM0 are cleared to 0 during RESET.

Table 7 shows all DMA transfer mode combinations of DM0, DM1, SM0, SM1. Since I/O  $\longleftrightarrow$  I/O transfers are not implemented, twelve combinations are available.

Table 6 Source

SM1	SM0	Memory/I/O	Address Increment/Decrement
0	0	Memory	+1
0	1	Memory	-1
1	0	Memory	fixed
1	1	I/O	fixed

Table 7 Combination of Transfer Mode

DM1	DM0	SM1	SM0	Transfer Mode	Address Increment/Decrement
0	0	0	0	Memory→Memory	SARO+1, DARO+1
0	0	0	1	Memory→Memory	SARO-1, DARO+1
0	0	1	0	Memory*→Memory	SARO fixed, DARO+1
0	0	1	1	I/O→Memory	SARO fixed, DARO+1
0	1	0	0	Memory→Memory	SARO+1, DARO-1
0	1	0	1	Memory→Memory	SARO-1, DARO-1
0	1	1	0	Memory*→Memory	SARO fixed, DARO-1
0	1	1	1	I/O→Memory	SARO fixed, DARO-1
1	0	0	0	Memory→Memory*	SARO+1, DARO fixed
1	0	0	1	Memory→Memory*	SARO-1, DARO fixed
1	0	1	0	reserved	
1	0	1	1	reserved	
1	1	0	0	Memory→I/O	SARO+1, DARO fixed
1	1	0	1	Memory→I/O	SARO-1, DARO fixed
1	1	1	0	reserved	
1	1	1	1	reserved	

\* : includes memory mapped I/O


**MMOD: Memory Mode Channel 0 (bit 1)**

When channel 0 is configured for memory  $\longleftrightarrow$  memory transfers, the external DREQ<sub>0</sub> input is not used to control the transfer timing. Instead, two automatic transfer timing modes are selectable - burst (MMOD = 1) and cycle steal (MMOD = 0). For burst memory  $\longleftrightarrow$  memory transfers, the DMAC will seize control of the bus continuously until the DMA transfer completes (as shown by the byte count register = 0). In cycle steal mode, the CPU is given a cycle for each DMA byte transfer cycle until the transfer is completed.

For channel 0 DMA with I/O source or destination, the DREQ<sub>0</sub> input times the transfer and thus MMOD is ignored. MMOD is cleared to 0 during RESET.

**DMA/WAIT Control Register (DCNTL)**

DCNTL controls the insertion of wait states into DMAC (and CPU) accesses of memory or I/O. Also, the DMA request mode for each DREQ (DREQ<sub>0</sub> and DREQ<sub>1</sub>) input is defined as level or edge sense. DCNTL also sets the DMA transfer mode for channel 1, which is limited to memory  $\longleftrightarrow$  I/O transfers.



**MW11, MW10: Memory Wait Insertion (bits 7-6)**

Specifies the number of wait states introduced into CPU or DMAC memory access cycles. MW11 and MW10 are set to 1 during RESET. See section of Wait State Control for details.

**IW11, IW10: I/O Wait Insertion (bits 5-4)**

Specifies the number of wait states introduced into CPU or DMAC I/O access cycles. IW11 and IW10 are set to 1 during RESET. See section of Wait State Control for details.

**DMS1, DMS0: DMA Request Sense (bits 3-2)**

DMS1 and DMS0 specify the DMA request sense for channel 0 (DREQ<sub>0</sub>) and channel 1 (DREQ<sub>1</sub>) respectively. When reset to 0, the input is level sense. When set to 1, the input is edge sense. DMS1 and DMS0 are cleared to 0 during RESET.

**DIM1, DIM0: DMA Channel 1 I/O and Memory Mode (bits 1-0)**

Specifies the source/destination and address modifier for channel 1 memory  $\longleftrightarrow$  I/O transfer modes. IM1 and IM0 are cleared to 0 during RESET.

Table 8 Channel 1 Transfer Mode

DIM1	DIM0	Transfer Mode	Address Increment/Decrement
0	0	Memory→I/O	MAR1+1, IAR1 fixed
0	1	Memory→I/O	MAR1-1, IAR1 fixed
1	0	I/O→Memory	IAR1 fixed, MAR1+1
1	1	I/O→Memory	IAR1 fixed, MAR1-1

**10.3 DMA Operation**

This section discusses the three DMA operation modes for channel 0, memory  $\longleftrightarrow$  memory, memory  $\longleftrightarrow$  I/O and memory  $\longleftrightarrow$  memory mapped I/O. In addition, the operation of channel 0 DMA with the on-chip ASCI (Asynchronous Serial Communication Interface) as well as Channel 1 DMA are described.




**(1) Memory ↔ Memory – Channel 0**

For memory ↔ memory transfers, the external  $\overline{DREQ}_0$  input is not used for DMA transfer timing. Rather, the DMA operation is timed in one of two programmable modes – burst or cycle steal. In both modes, the DMA operation will automatically proceed until termination as shown by byte count (BCR0) = 0.

In burst mode, the DMA operation will proceed until termination. In this case, the CPU cannot perform any program execution

until the DMA operation is completed.

In cycle steal mode, the DMA and CPU operation are alternated after each DMA byte transfer until the DMA is completed. The sequence ...



... is repeated until DMA is completed. Fig. 41 shows cycle steal mode DMA timing.




Figure 41 Cycle Steal Mode DMA Timing

To initiate memory ↔ memory DMA transfer for channel 0, perform the following operations.

- ① Load the memory source and destination addresses into SAR0 and DAR0.
- ② Specify memory ↔ memory mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- ③ Load the number of bytes to transfer in BCR0.
- ④ Specify burst or cycle steal mode in the MMOD bit of DCNTL.
- ⑤ Program DE0 = 1 (with  $\overline{DWE0} = 0$  in the same access) in DSTAT and the DMA operation will start 1 machine cycle later. If interrupt occurs at the same time, the DIE0 bit should be set to 1.

**(2) Memory ↔ I/O (Memory Mapped I/O) – Channel 0**

For memory ↔ I/O (and memory ↔ memory mapped I/O) the  $\overline{DREQ}_0$  input is used to time the DMA transfers. In addition, the  $\overline{TEND}_0$  (Transfer End) output is used to indicate the last (byte count register BCR0 = 00H) transfer.

The  $\overline{DREQ}_0$  input can be programmed as level or edge sensitive.

When level sense is programmed, the DMA operation begins when  $\overline{DREQ}_0$  is sampled LOW. If  $\overline{DREQ}_0$  is sampled HIGH, after the next DMA byte transfer, control is relinquished to the HD64180 CPU. As shown in Fig. 42,  $\overline{DREQ}_0$  is sampled at the rising edge of the clock cycle prior to T<sub>3</sub> i.e. either T<sub>2</sub> or T<sub>w</sub>.




Figure 42 CPU Operation and DMA Operation ( $\overline{DREQ}_0$  is programmed for level sense)

When edge sense is programmed, DMA operation begins at the falling edge of  $\overline{DREQ}_0$ . If another falling edge is detected before the rising edge of the clock prior to  $T_3$  during DMA write cycle (i.e.  $T_2$  or  $T_w$ ), the DMAC continues operating. If an edge is not detected, the CPU is given control after the current byte DMA transfer com-

pletes. The CPU will continue operating until a  $\overline{DREQ}_0$  falling edge is detected before the rising edge of the clock prior to  $T_3$  at which time the DMA operation will (re)start. Fig. 43 shows the edge sense DMA timing.




Figure 43 CPU Operation and DMA Operation ( $\overline{DREQ}_0$  is programmed for edge sense)

During the transfers for channel 0, the  $\overline{TEND}_0$  output will go LOW synchronous with the write cycle of the last (BCR0 = 00H)

DMA transfer as shown in Fig. 44.




Figure 44  $\overline{TEND}_0$  Output Timing

The  $\overline{DREQ}_0$  and  $\overline{TEND}_0$  pins are programmably multiplexed with the CKA0 and CKA1 ASCII clock input/outputs. However, when DMA channel 0 is programmed for memory  $\leftrightarrow$  I/O (and memory  $\leftrightarrow$  memory mapped I/O) transfers, the CKA0/ $\overline{DREQ}_0$  pin automatically functions as input pin even if it has been programmed as output pin for CKA0. And the CKA1/ $\overline{TEND}_0$  pin functions as output pin for  $\overline{TEND}_0$  by setting CKA1D to 1 in CNTLA1.

To initiate memory  $\leftrightarrow$  I/O (and memory  $\leftrightarrow$  memory mapped I/O) DMA transfer for channel 0, perform the following operations.

- ① Load the memory and I/O or memory mapped I/O source and destination addresses into SAR0 and DAR0. Note that I/O addresses (not memory mapped I/O) are limited to 16 bits ( $A_0$ - $A_{15}$ ). Make sure that bits  $A_{16}$  and  $A_{17}$  are 0 ( $A_{18}$  is a don't care) to correctly enable the external  $\overline{DREQ}_0$  input.
- ② Specify memory  $\leftrightarrow$  I/O or memory  $\leftrightarrow$  memory mapped I/O mode and address increment/decrement in the SM0, SM1, DM0, and DM1 bits of DMODE.
- ③ Load the number of bytes to transfer in BCR0.
- ④ Specify whether  $\overline{DREQ}_0$  is edge or level sense by programming the DMS0 bit of DCNTL.
- ⑤ Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.
- ⑥ Program DE0 = 1 (with  $\overline{DWE0}$  = 0 in the same access) in

DSTAT and the DMA operation will begin under the control of the  $\overline{DREQ}_0$  input.

**(3) Memory  $\leftrightarrow$  ASCII - Channel 0**

Channel 0 has extra capability to support DMA transfer to and from the on-chip two channel ASCII. In this case the external  $\overline{DREQ}_0$  input is not used for DMA timing. Rather, the ASCII status bits are used to generate an internal  $\overline{DREQ}_0$ . The TDRE (Transmit Data Register Empty) bit and the RDRF (Receive Data Register Full) bit are used to generate an internal  $\overline{DREQ}_0$  for ASCII transmission and reception respectively.

To initiate memory  $\leftrightarrow$  ASCII DMA transfer, perform the following operations.

- ① Load the source and destination addresses into SAR0 and DAR0. Specify the I/O (ASCII) address as follows.  
 Bits  $A_0$ - $A_7$  should contain the address of the ASCII channel transmitter or receiver (I/O addresses 06H-09H).  
 Bits  $A_8$ - $A_{15}$  should equal 0.  
 Bits  $A_{17}$ - $A_{18}$  should be set according to the following table to enable use of the appropriate ASCII status bit as an internal DMA request.

Table 9 DMA Request

SAR18	SAR17	SAR16	DMA Transfer Request
X	0	0	$\overline{\text{DREQ}}_0$
X	0	1	RDRF (ASCI channel 0)
X	1	0	RDRF (ASCI channel 1)
X	1	1	reserved

X: Don't care

DAR18	DAR17	DAR16	DMA Transfer Request
X	0	0	$\overline{\text{DREQ}}_0$
X	0	1	TDRE (ASCI channel 0)
X	1	0	TDRE (ASCI channel 1)
X	1	1	reserved

X: Don't care

- ② Specify memory  $\longleftrightarrow$  I/O transfer mode and address increment/decrement in the SM0, SM1, DM0 and DM1 bits of DMODE.
- ③ Load the number of bytes to transfer in BCR0.
- ④ The DMA request sense mode (DMS0 bit in DCNTL) MUST be specified as 'edge sense'.
- ⑤ Enable or disable DMA termination interrupt with the DIE0 bit in DSTAT.
- ⑥ Program DE0 = 1 (with  $\overline{\text{DWE0}} = 0$  in the same access) in DSTAT and the DMA operation with the ASCII will begin under control of the ASCII generated internal DMA request. The ASCII receiver or transmitter being used for DMA must be initialized to allow the first DMA transfer to begin. The ASCII receiver must be 'empty' as shown by RDRF = 0. The ASCII transmitter must be 'full' as shown by TDRE = 0. Thus, the first byte should be written to the ASCII Transmit Data Register under program control. The remaining bytes will be transferred using DMA.

**(4) Channel 1 DMA**

DMAC Channel 1 can perform memory  $\longleftrightarrow$  I/O transfers. Except for different registers and status/control bits, operation is exactly the same as described for channel 0 memory  $\longleftrightarrow$  I/O DMA.

To initiate DMA channel 1 memory  $\longleftrightarrow$  I/O transfer perform the following operations.

- ① Load the memory address (19 bits) into MAR1.
- ② Load the I/O address (16 bits) into IAR1.
- ③ Program the source/destination and address increment/decrement mode using the DIM1 and DIM0 bits in DCNTL.
- ④ Specify whether  $\overline{\text{DREQ}}_i$  is level or edge sense in the DMS1 bit

in DCNTL.

- ⑤ Enable or disable DMA termination interrupt with the DIE1 bit in DSTAT.
- ⑥ Program DE1 = 1 (with  $\overline{\text{DWE1}} = 0$  in the same access) in DSTAT and the DMA operation with the external I/O device will begin using the external  $\overline{\text{DREQ}}_i$  input and  $\overline{\text{TEND}}_i$  output.

**10.4 DMA Bus Timing**

When memory (and memory mapped I/O) is specified as a source or destination,  $\overline{\text{ME}}$  goes LOW during the memory access. When I/O is specified as a source or destination,  $\overline{\text{IOE}}$  goes LOW during the I/O access.

When I/O (and memory mapped I/O) is specified as a source or destination, the DMA timing is controlled by the external  $\overline{\text{DREQ}}$  input and the  $\overline{\text{TEND}}$  output indicates DMA termination. Note that external I/O devices may not overlap addresses with internal I/O and control registers, even using DMA.

For I/O accesses, 1 wait state is automatically inserted. Additional wait states can be inserted by programming the on-chip wait state generator or using the external  $\overline{\text{WAIT}}$  input. Note that for memory mapped I/O accesses, this automatic I/O wait state is not inserted.

For memory to memory transfers (channel 0 only), the external  $\overline{\text{DREQ}}_i$  input is ignored. Automatic DMA timing is programmed as either burst or cycle steal.

When a DMA memory address carry/borrow between bits A<sub>15</sub> and A<sub>16</sub> of the address bus occurs (when crossing 64k bytes boundaries), the minimum bus cycle is extended to four clocks by automatic insertion of one internal T<sub>i</sub> state.

**10.5 DMAC Channel Priority**

For simultaneous  $\overline{\text{DREQ}}_0$  and  $\overline{\text{DREQ}}_1$  requests, channel 0 has priority over channel 1. When channel 0 is performing a memory  $\longleftrightarrow$  memory transfer, channel 1 cannot operate until the channel 0 operation has terminated. If channel 1 is operating, channel 0 cannot operate until channel 1 releases control of the bus.

**10.6 DMAC and  $\overline{\text{BUSREQ}}$ ,  $\overline{\text{BUSACK}}$**

The  $\overline{\text{BUSREQ}}$  and  $\overline{\text{BUSACK}}$  inputs allow another bus master to take control of the HD64180 bus.  $\overline{\text{BUSREQ}}$  and  $\overline{\text{BUSACK}}$  have priority over the on-chip DMAC and will suspend DMAC operation. The DMAC releases the bus to the external bus master at the breakpoint of the DMAC memory or I/O access. Since a single byte DMAC transfer requires a read and a write cycle, it is possible for the DMAC to be suspended after the DMAC read, but before the DMAC write. Even in this case, when the external master releases the HD64180 bus ( $\overline{\text{BUSREQ}}$  HIGH), the on-chip DMAC will correctly continue the suspended DMA operation.

**10.7 DMAC Internal Interrupts**

Fig. 45 illustrates the internal DMA interrupt request generation circuit.




Figure 45 DMAC Interrupt Request Circuit Diagram

DE0 and DE1 are automatically cleared to 0 by the HD64180 at the completion (byte count = 0) of a DMA operation for channel 0 and channel 1 respectively. They remain 0 until a 1 is written. Since DE0 and DE1 use level sense, an interrupt will occur if the CPU IEF<sub>1</sub> flag is set to 1. Therefore, the DMA termination interrupt service routine should disable further DMA interrupts (by programming the channel DIE bit = 0) before enabling CPU interrupts (i.e. IEF<sub>1</sub> is set to 1). After reloading the DMAC address and count registers, the DIE bit can be set to 1 to reenble the channel interrupt, and at the same time DMA can resume by programming the channel DE bit = 1.

**10.8 DMAC and  $\overline{\text{NMI}}$**

$\overline{\text{NMI}}$ , unlike all other interrupts, automatically disables DMAC operation by clearing the DME bit of DSTAT. Thus, the  $\overline{\text{NMI}}$  interrupt service routine may respond to time critical events without delay due to DMAC bus usage. Also,  $\overline{\text{NMI}}$  can be effectively used as an external DMA abort input, recognizing that both channels are suspended by the clearing of DME.

If the falling edge of  $\overline{\text{NMI}}$  occurs before the falling clock of the state prior to T<sub>3</sub> (T<sub>2</sub> or Tw) of the DMA write cycle, the DMAC will be suspended and the CPU will start the  $\overline{\text{NMI}}$  response at the end of the current cycle.

By setting a channels DE bit to 1, that channels operation can be restarted, and DMA will correctly resume from the point at which it was suspended by  $\overline{\text{NMI}}$ . See Fig. 46 for details.




Figure 46  $\overline{\text{NMI}}$  and DMA Operation

**10.9 DMAC and RESET**

During RESET the bits in DSTAT, DMODE, and DCNTL are initialized as stated in their individual register descriptions. Any DMA operation in progress is stopped allowing the CPU to use the

bus to perform the RESET sequence. However, the address register (SAR0, DAR0, MAR1, IAR1) and byte count register (BCR0, BCR1) contents are not changed during RESET.

### 11 ASYNCHRONOUS SERIAL COMMUNICATION INTERFACE (ASCI)

The HD64180 on-chip ASCI has two independent full duplex channels. Based on full programmability of the following functions, the ASCI can directly communicate with a wide variety of standard UARTs (Universal Asynchronous Receiver/Transmitter) including the HD6350 CMOS ACIA and the Serial Communication Interface (SCI) contained on the HD6301 series CMOS single chip controllers.

The key functions for ASCI are shown below. Each channel is independently programmable.

- Full duplex communication
- 7- or 8-bit data length
- Program controlled 9th data bit for multiprocessor communication

- 1 or 2 stop bits
- Odd, even, no parity
- Parity, overrun, framing error detection
- Programmable baud rate generator, /16 and /64 modes
- Speed to 38.4k bits per second (CPU  $f_c = 6.144 \text{ MHz}$ )
- Modem control signals — Channel 0 has  $\overline{\text{DCD}}_0$ ,  $\text{CTS}_0$  and  $\overline{\text{RTS}}_0$ . Channel 1 has  $\text{CTS}_1$ .
- Programmable interrupt condition enable and disable
- Operation with on-chip DMAC

#### 11.1 ASCI Block Diagram

Fig. 47 shows the ASCI Block Diagram.




Figure 47 ASCI Block Diagram

#### 11.2 ASCI Register Description

##### (1) ASCI Transmit Shift Register 0, 1 (TSRO, 1)

When the ASCI Transmit Shift Register receives data from the ASCI Transmit Data Register (TDR), the data is shifted out to the TXA pin. When transmission is completed, the next byte (if available) is automatically loaded from TDR into TSR and the next transmission starts. If no data is available for transmission, TSR idles by outputting a continuous HIGH level. This register is not program accessible.

##### (2) ASCI Transmit Data Register 0, 1 (TDRO, 1: I/O Address = 06H, 07H)

Data written to the ASCI Transmit Data Register is transferred to the TSR as soon as TSR is empty. Data can be written to while TSR is shifting out the previous byte of data. Thus, the ASCI transmitter is double buffered.

Data can be written into and read from the ASCI Transmit Data Register.

If data is read from the ASCI Transmit Data Register, the ASCI

data transmit operation won't be affected by this read operation.

##### (3) ASCI Receive Shift Register 0, 1 (RSRO, 1)

This register receives data shifted in on the RXA pin. When full, data is automatically transferred to the ASCI Receive Data Register (RDR) if it is empty. If RSR is not empty when the next incoming data byte is shifted in, an overrun error occurs. This register is not program accessible.

##### (4) ASCI Receive Data Register 0, 1 (RDRO, 1: I/O Address = 08H, 09H)



When a complete incoming data byte is assembled in RSR, it is automatically transferred to the RDR if RDR is empty. The next incoming data byte can be shifted into RSR while RDR contains the previous received data byte. Thus, the ASCI receiver is double buffered.

The ASCI Receive Data Register is read-only-register.

However, if RDRF = 0, data can be written into the ASCI Receive Data Register, and the data can be read.

**(5) ASCII Status Register 0, 1 (STAT0, 1)**

Each channel status register allows interrogation of ASCII communication, error and modem control signal status as well as enabling and disabling of ASCII interrupts.



**RDRF: Receive Data Register Full (bit 7)**

RDRF is set to 1 when an incoming data byte is loaded into RDR. Note that if a framing or parity error occurs, RDRF is still set and the receive data (which generated the error) is still loaded into RDR. RDRF is cleared to 0 by reading RDR, when the DCD<sub>0</sub> input is HIGH, in IOSTOP mode and during RESET.

**OVRN: Overrun Error (bit 6)**

OVRN is set to 1 when RDR is full and RSR becomes full. OVRN is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when DCD<sub>0</sub> is HIGH, in IOSTOP mode and during RESET.

**PE: Parity Error (bit 5)**

PE is set to 1 when a parity error is detected on an incoming data byte and ASCII parity detection is enabled (the MOD1 bit of CNTLA is set to 1). PE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when DCD<sub>0</sub> is HIGH, in IOSTOP mode and during RESET.

**FE: Framing Error (bit 4)**

If a receive data byte frame is delimited by an invalid stop bit (i.e. 0, should be 1), FE is set to 1. FE is cleared to 0 when the EFR bit (Error Flag Reset) of CNTLA is written to 0, when DCD<sub>0</sub> is HIGH, in IOSTOP mode and during RESET.

**RIE: Receive Interrupt Enable (bit 3)**

RIE should be set to 1 to enable ASCII receive interrupt requests. When RIE to 1, if any of the flags RDRF, OVRN, PE, FE become set to 1 an interrupt request is generated. For channel 0, an interrupt will also be generated by the transition of the external DCD<sub>0</sub> input from LOW to HIGH. RIE is cleared to 0 during RESET.

**DCD<sub>0</sub>: Data Carrier Detect (bit 2 STAT0)**

Channel 0 has an external DCD<sub>0</sub> input pin. The DCD<sub>0</sub> bit is set to 1 when the DCD<sub>0</sub> input is HIGH. It is cleared to 0 on the first read of STAT0 following the HIGH to LOW transition of DCD<sub>0</sub> input and during RESET. When DCD<sub>0</sub> = 1, receiver unit is reset and receiver operation is inhibited.

**CTS1E: Channel 1 CTS Enable (bit 2 STAT1)**

Channel 1 has an external CTS<sub>1</sub> input which is multiplexed with the receive data pin (RXS) for the CSI/O (Clock Serial I/O Port). Setting CTS1E to 1 selects the CTS<sub>1</sub> function and clearing CTS1E to 0 selects the RXS function.

**TDRE: Transmit Data Register Empty (bit 1)**

TDRE = 1 indicates that the TDR is empty and the next transmit data byte can be written to TDR. After the byte is written to TDR, TDRE is cleared to 0 until the ASCII transfers the byte from the TDR to the TSR, at which time TDRE is again set to 1. TDRE



is set to 1 in IOSTOP mode and during RESET. When the external CTS input is HIGH, TDRE is reset to 0.

**TIE: Transmit Interrupt Enable (bit 0)**

TIE should be set to 1 to enable ASCII transmit interrupt requests. If TIE = 1, an interrupt will be requested when TDRE = 1. TIE is cleared to 0 during RESET.

**ASCII Control Register A0, 1 (CNTLA0, 1)**

Each ASCII channel Control Register A configures the major operating modes such as receiver/transmitter enable and disable, data format, and multiprocessor communication mode.



**MPE: Multi Processor Mode Enable (bit 7)**

The ASCII has a multiprocessor communication mode which utilizes an extra data bit for selective communication when a number of processors share a common serial bus. Multiprocessor data format is selected when the MP bit in CNTLB is set to 1. If multiprocessor mode is not selected (MP bit in CNTLB = 0), MPE has no effect. If multiprocessor mode is selected, MPE enables or disables the 'wake-up' feature as follows. If MPE is set to 1, only received bytes in which the MPB (multiprocessor bit) = 1 can affect the RDRF and error flags. Effectively, other bytes (with MPB = 0) are 'ignored' by the ASCII. If MPE is reset to 0, all bytes, regardless of the state of the MPB data bit, affect the RDRF and error flags. MPE is cleared to 0 during RESET.

**RE: Receiver Enable (bit 6)**

When RE is set to 1, the ASCII receiver is enabled. When RE is cleared to 0, the receiver is disabled and any receive operation in progress is interrupted. However, the RDRF and error flags are not reset and the previous contents of RDRF and error flags are held. RE is cleared to 0 in IOSTOP mode and during RESET.

**TE: Transmitter Enable (bit 5)**

When TE is set to 1, the ASCII transmitter is enabled. When TE is cleared to 0, the transmitter is disabled and any transmit operation in progress is interrupted. However, the TDRE flag is not reset and the previous contents of TDRE are held. TE is cleared to 0 in IOSTOP mode and during RESET.

**RTS<sub>0</sub> — Request to Send Channel 0 (bit 4 in CNTLA0)**

When RTS<sub>0</sub> is cleared to 0, the RTS<sub>0</sub> output pin will go LOW. When RTS<sub>0</sub> is set to 1, the RTS<sub>0</sub> output immediately goes HIGH. RTS<sub>0</sub> is set to 1 during RESET.

**CKA1D: CKA1 Clock Disable (bit 4 in CNTLA1)**

When CKA1D is set to 1, the multiplexed CKA1/TEND<sub>0</sub> pin is used for the TEND<sub>0</sub> function. When CKA1D = 0, the pin is used as CKA1, an external data clock input/output for channel 1. CKA1D is cleared to 0 during RESET.

**MPBR/EFR: Multiprocessor Bit Receive/Error Flag Reset (bit 3)**

When multiprocessor mode is enabled (MP in CNTLB = 1), MPBR, when read, contains the value of the MPB bit for the last re-

ceive operation. When written to 0, the EFR function is selected to reset all error flags (OVRN, FE and PE) to 0. MPBR/EFR is undefined during RESET.

**MOD2, 1, 0: ASCII Data Format Mode 2, 1, 0 (bits 2-0)**

These bits program the ASCII data format as follows.

- MOD2
  - = 0 → 7 bit data
  - = 1 → 8 bit data
- MOD1
  - = 0 → No parity
  - = 1 → Parity enabled
- MOD0
  - = 0 → 1 stop bit
  - = 1 → 2 stop bits

The data formats available based on all combinations of MOD2, MOD1 and MOD0 are shown in Table 10.

Table 10 Combination of Data Format

MOD2	MOD1	MOD0	Data Format
0	0	0	Start+7 bit data+1 stop
0	0	1	Start+7 bit data+2 stop
0	1	0	Start+7 bit data+parity+1 stop
0	1	1	Start+7 bit data+parity+2 stop
1	0	0	Start+8 bit data+1 stop
1	0	1	Start+8 bit data+2 stop
1	1	0	Start+8 bit data+parity+1 stop
1	1	1	Start+8 bit data+parity+2 stop

**(6) ASCII Control Register B0, 1 (CNTLB0, 1)**

Each ASCII channel control register B configures multiprocessor mode, parity and baud rate selection.

ASCII Control Register B 0 (CNTLB0 : I/O Address = 02H)  
 ASCII Control Register B 1 (CNTLB1 : I/O Address = 03H)

bit	7	6	5	4	3	2	1	0
	MPBT	MP	CTS/PS	PEO	DR	SS2	SS1	SS0
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**MPBT: Multiprocessor Bit Transmit (bit 7)**

When multiprocessor communication format is selected (MP bit = 1), MPBT is used to specify the MPB data bit for transmission. If MPBT = 1, then MPB = 1 is transmitted. If MPBT = 0, then MPB = 0 is transmitted. MPBT state is undefined during and after RESET.

**MP: Multiprocessor Mode (bit 6)**

When MP is set to 1, the data format is configured for multiprocessor mode based on the MOD2 (number of data bits) and MOD0 (number of stop bits) bits in CNTLA. The format is as follows.

Start bit + 7 or 8 data bits + MPB bit + 1 or 2 stop bits

Note that multiprocessor (MP = 1) format has no provision for parity. If MP = 0, the data format is based on MOD0, MOD1 and MOD2 and may include parity. The MP bit is cleared to 0 during RESET.

**CTS/PS: Clear to Send/Prescale (bit 5)**

When read, CTS/PS reflects the state of the external CTS input. If the CTS input pin is HIGH, CTS/PS will be read as 1. Note that when the CTS input pin is HIGH, the TDRE bit is inhibited (i.e. held at 0). For channel 1, the CTS<sub>1</sub> input is multiplexed with RXS pin (Clock/Receive Data). Thus, CTS/PS is only valid when read if the channel 1 CTS1E bit = 1 and the CTS<sub>1</sub> input pin function is selected. The read data of CTS/PS is not affected by RESET.

When written, CTS/PS specifies the baud rate generator prescale factor. If CTS/PS is set to 1, the system clock ( $\phi$ ) is prescaled by 30 while if CTS/PS is cleared to 0, the system clock is prescaled by 10. CTS/PS is cleared to 0 during RESET.

**PEO: Parity Even Odd (bit 4)**

PEO selects even or odd parity. PEO does not affect the enabling/disabling of parity (MOD1 bit of CNTLA). If PEO is cleared to 0, even parity is selected. If PEO is set to 1, odd parity is selected. PEO is cleared to 0 during RESET.

**DR: Divide Ratio (bit 3)**

DR specifies the divider used to obtain baud rate from the data sampling clock. If DR is cleared to 0, divide by 16 is used while if DR is set to 1, divide by 64 is used. DR is cleared to 0 during RESET.

**SS2, 1, 0: Source/Speed Select 2, 1, 0 (bits 2-0)**

Specify the data clock source (internal or external) and baud rate prescale factor. SS2, SS1, and SS0 are all set to 1 during RESET. Table 11 shows the divide ratio corresponding to SS2, SS1, and SS0.

Table 11 Divide Ratio

SS2	SS1	SS0	Divide Ratio
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	0	+16
1	0	1	+32
1	1	0	+64
1	1	1	external clock

The external ASCII channel 0 data clock pins are multiplexed with DMA control lines (CKA<sub>0</sub>/DREQ<sub>0</sub> and CKA<sub>1</sub>/TEND<sub>0</sub>). During RESET, these pins are initialized as ASCII data clock inputs. If SS2, SS1, and SS0 are reprogrammed (any other value than SS2, SS1, SS0 = 1) these pins become ASCII data clock outputs. However, if DMAC channel 0 is configured to perform memory ↔ I/O (and memory mapped I/O) transfers the CKA<sub>0</sub>/DREQ<sub>0</sub> pin revert to DMA control signals regardless of SS2, SS1, and SS0 programming. Also, if the CKA1D bit in the CNTLA register is set to 1, then the CKA<sub>1</sub>/TEND<sub>0</sub> reverts to the DMA Control output function regardless of SS2, SS1, and SS0 programming.

Final data clock rates are based on CTS/PS (prescale), DR, SS2, SS1, SS0, and the HD64180 system clock ( $\phi$ ) frequency as shown in Table 12.

Table 12 Baud Rate List

Prescaler		Sampling Rate		Baud Rate				General Divide Ratio	Baud Rate (Example) (BPS)			CKA			
PS	Divide Ratio	DR	Rate	SS2	SS1	SS0	Divide Ratio		$\phi = 6.144$ MHz	$\phi = 4.608$ MHz	$\phi = 3.072$ MHz	I/O	Clock Frequency		
0	$\phi \div 10$	0	16	0	0	0	$\div 1$	$\phi \div 160$	38400		19200	O	$\phi \div 10$		
				0	0	1	2	320	19200	9600	20				
				0	1	0	4	640	9600	4800	40				
				0	1	1	8	1280	4800	2400	80				
				1	0	0	16	2560	2400	1200	160				
				1	0	1	32	5120	1200	600	320				
				1	1	0	64	10240	600	300	640				
				1	1	1	—	$fc \div 16$	—	—	I		fc		
		1	64	0	16	0	0	0	$\div 1$	$\phi \div 640$	9600		4800	O	$\phi \div 10$
						0	0	1	2	1280	4800	2400	20		
						0	1	0	4	2560	2400	1200	40		
						0	1	1	8	5120	1200	600	80		
						1	0	0	16	10240	600	300	160		
						1	0	1	32	20480	300	150	320		
1	1	0	64	40960	150	75	640								
1	1	1	—	$fc \div 64$	—	—	I	fc							
1	$\phi \div 30$	0	16	0	0	0	$\div 1$	$\phi \div 480$		9600		O	$\phi \div 30$		
				0	0	1	2	960		4800	60				
				0	1	0	4	1920		2400	120				
				0	1	1	8	3840		1200	240				
				1	0	0	16	7680		600	480				
				1	0	1	32	15360		300	960				
				1	1	0	64	30720		150	1920				
				1	1	1	—	$fc \div 16$	—	—	I		fc		
		1	64	0	16	0	0	0	$\div 1$	$\phi \div 1920$		2400		O	$\phi \div 30$
						0	0	1	2	3840		1200	60		
						0	1	0	4	7680		600	120		
						0	1	1	8	15360		300	240		
						1	0	0	16	30720		150	480		
						1	0	1	32	61440		75	960		
1	1	0	64	122880		37.5	1920								
1	1	1	—	$fc \div 64$	—	—	I	fc							

**11.3 MODEM Control Signals**

ASCII channel 0 has  $\overline{CTS}_0$ ,  $\overline{DCD}_0$ , and  $\overline{RTS}_0$  external modem control signals. ASCII channel 1 has a  $\overline{CTS}_1$  modem control signal which is multiplexed with RXS pin (Clocked Serial Receive Data).

**(1)  $\overline{CTS}_0$ : Clear to Send 0 (input)**

The  $\overline{CTS}_0$  input allows external control (start/stop) of ASCII channel 0 transmit operations. When  $\overline{CTS}_0$  is HIGH, channel 0 TDRE bit is held at 0 regardless of whether the TDR0 (Transmit Data Register) is full or empty. When  $\overline{CTS}_0$  is LOW, TDRE will reflect the state of TDR0. Note that the actual transmit operation is not disabled by  $\overline{CTS}_0$  HIGH, only TDRE is inhibited.

**(2)  $\overline{DCD}_0$ : Data Carrier Detect 0 (input)**

The  $\overline{DCD}_0$  input allows external control (start/stop) of ASCII channel 0 receive operations. When  $\overline{DCD}_0$  is HIGH, channel 0 RDRF bit is held at 0 regardless of whether the RDR0 (Receive Data Register) is full or empty. The error flags (PE, FE and OVRN bits) are also held at 0. Even after the  $\overline{DCD}_0$  input goes LOW, these

bits will not resume normal operation until the status register (STAT0) is read. Note that this first read of STAT0, while enabling normal operation, will still indicate the  $\overline{DCD}_0$  input is HIGH ( $\overline{DCD}_0$  bit = 1) even though it has gone LOW. Thus, the STAT0 register should be read twice to insure the  $\overline{DCD}_0$  bit is cleared to 0.

**(3)  $\overline{RTS}_0$ : Request to Send 0 (output)**

$\overline{RTS}_0$  allows the ASCII to control (start/stop) another communication devices transmission (for example, by connection to that devices  $\overline{CTS}$  input).  $\overline{RTS}_0$  is essentially a 1 bit output port, having no side effects on other ASCII registers or flags.

**(4)  $\overline{CTS}_1$ : Clear to Send 1 (input)**

Channel 1  $\overline{CTS}_1$  input is multiplexed with the RXS pin (Clocked Serial Receive Data). The  $\overline{CTS}_1$  function is selected when the  $\overline{CTS1E}$  bit in STAT1 is set to 1. When enabled, the  $\overline{CTS}_1$  operation is equivalent to  $\overline{CTS}_0$ .

Modem control signal timing is shown in Fig. 48 (a) and Fig. 48 (b).






Figure 48 (a)  $\overline{DCD}_0$  Timing




Figure 48 (b)  $\overline{RTS}_0$  Timing

**11.4 ASCI Interrupts**

Fig. 49 shows the ASCI interrupt request generation circuit.




Figure 49 ASCI Interrupt Request Circuit Diagram

**11.5 ASCII ↔ DMAC operation**

Operation of the ASCII with the on-chip DMAC channel 0 requires the DMAC be correctly configured to utilize the ASCII flags as DMA request signals.

**11.6 ASCII and RESET**

During RESET, the ASCII status and control registers are initialized as defined in the individual register descriptions.

Receive and Transmit operations are stopped during RESET. However, the contents of the transmit and receive data registers (TDR and RDR) are not changed by RESET.

**11.7 ASCII Clock**

In external clock input mode, the external clock is directly input to the sampling rate ( $\div 16/\div 64$ ) as shown in Fig. 50.




Figure 50 ASCII Clock Block Diagram

**12 CLOCKED SERIAL I/O PORT (CSI/O)**

The HD64180 includes a simple, high speed clock synchronous serial I/O port. The CSI/O includes transmit/receive (half duplex), fixed 8-bit data and internal or external data clock selection. High speed operation (baud rate as high as 200k bits/second at  $f_C = 4$  MHz) is provided. The CSI/O is ideal for implementing a multi-processor communication link between the HD64180 and the HMCS400 series (4-bit) and the HD6301 series (8-bit) single chip

controllers as well as additional HD64180s. These secondary devices may typically perform a portion of the system I/O processing such as keyboard scan/decode, LDC interface etc.

**12.1 CSI/O Block Diagram**

The CSI/O block diagram is shown in Fig. 51. The CSI/O consists of two registers – the Transmit/Receive Data Register (TRDR) and Control Register (CNTR).




Figure 51 CSI/O Block Diagram

**12.2 CSI/O Register Description**

**(1) CSI/O Transmit/Receive Data Register (TRDR: I/O Address = 0BH)**

TRDR is used for both CSI/O transmission and reception. Thus, the system design must insure that the constraints of half-duplex operation are met (Transmit and receive operation can't occur simultaneously). For example, if a CSI/O transmission is attempted at the same time that the CSI/O is receiving data, a CSI/O will not work. Also note that TRDR is not buffered. Therefore, attempting to perform a CSI/O transmit while the previous transmit data is still being shifted out causes the shift data to be immediately updated, thereby corrupting the transmit operation in progress. Similarly, reading TRDR while a transmit or receive is in progress should be avoided.

**(2) CSI/O Control/Status Register (CNTR: I/O Address = 0AH)**

CNTR is used to monitor CSI/O status, enable and disable the CSI/O, enable and disable interrupt generation and select the data clock speed and source.

CSI/O Control Register (CNTR : I/O Address = 0AH)

bit 7	6	5	4	3	2	1	0
EF	EIE	RE	TE	-	SS2	SS1	SS0
R	R/W	R/W	R/W		R/W	R/W	R/W

**EF: End Flag (bit 7)**

EF is set to 1 by the CSI/O to indicate completion of an 8-bit data transmit or receive operation. If EIE (End Interrupt Enable)

bit = 1 during the time EF = 1, a CPU interrupt request will be generated. Program access of TRDR should only occur if EF = 1. The CSI/O clears EF to 0 when TRDR is read or written. EF is cleared to 0 during RESET and IOSTOP mode.

**EIE: End Interrupt Enable (bit 6)**

EIE should be set to 1 to enable EF = 1 to generate a CPU interrupt request. The interrupt request is inhibited if EIE is cleared to 0. EIE is cleared to 0 during RESET.

**RE: Receive Enable (bit 5)**

A CSI/O receive operation is started by setting RE to 1. When RE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted in on the RXS pin in synchronization with the (internal or external) data clock. After receiving 8 bits of data, the CSI/O automatically clears RE to 0, EF is set to 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that RE and TE should never both be set to 1 at the same time. RE is cleared to 0 during RESET and IOSTOP mode.

Note that the RXS pin (pin 52) is multiplexed with  $\overline{CTS}_1$ , modem control input of ASCII channel 1. In order to enable the RXS function, the CTS1E bit in CNNTA1 should be reset to 0.

**TE: Transmit Enable (bit 4)**

A CSI/O transmit operation is started by setting TE to 1. When TE is set to 1, the data clock is enabled. In internal clock mode, the data clock is output from the CKS pin. In external clock mode, the clock is input on the CKS pin. In either case, data is shifted out on the TXS pin synchronous with the (internal or external) data clock. After transmitting 8 bits of data, the CSI/O automatically clears TE

to 0, EF is set to 1 and an interrupt (if enabled by EIE = 1) will be generated. Note that TE and RE should never both be set to 1 at the same time. TE is cleared to 0 during RESET and IOSTOP mode.

**SS2, 1, 0: Speed Select 2, 1, 0 (bits 2-0)**

SS2, SS1 and SS0 select the CSI/O transmit/receive clock source and speed. SS2, SS1 and SS0 are all set to 1 during RESET. Table 13 shows CSI/O Baud Rate Selection.

Table 13 CSI/O Baud Rate Selection

SS2	SS1	SS0	Divide Ratio	Baud Rate
0	0	0	÷ 20	(200000)
0	0	1	÷ 40	(100000)
0	1	0	÷ 80	(50000)
0	1	1	÷ 160	(25000)
1	0	0	÷ 320	(12500)
1	0	1	÷ 640	(6250)
1	1	0	÷ 1280	(3125)
1	1	1	external Clock input (less than ÷ 20)	

( ) shows the baud rate (BPS) at  $\phi = 4$  MHz.

After RESET, the CKS pin is configured as an external clock input (SS2, SS1, SS0 = 1). Changing these values causes CKS to become an output pin and the selected clock will be output when transmit or receive operations are enabled.

**12.3 CSI/O Interrupts**

The CSI/O interrupt request circuit is shown in Fig. 52.




Figure 52 CSI/O Interrupt Circuit Diagram

**12.4 CSI/O Operation**

The CSI/O can be operated using status polling or interrupt driven algorithms.

**(1) Transmit – Polling**

- ① Poll the TE bit in CNTR until TE = 0.
- ② Write the transmit data into TRDR.
- ③ Set the TE bit in CNTR to 1.
- ④ Repeat 1 to 3 for each transmit data byte.

**(2) Transmit – Interrupts**

- ① Poll the TE bit in CNTR until TE = 0.
- ② Write the first transmit data byte into TRDR.
- ③ Set the TE and EIE bits in CNTR to 1.
- ④ When the transmit interrupt occurs, write the next transmit data byte into TRDR.
- ⑤ Set the TE bit in CNTR to 1.
- ⑥ Repeat 4 to 5 for each transmit data byte.

**(3) Receive – Polling**

- ① Poll the RE bit in CNTR until RE = 0.
- ② Set the RE bit in CNTR to 1.
- ③ Poll the RE bit in CNTR until RE = 0.

- ④ Read the receive data from TRDR.
- ⑤ Repeat 2 to 4 for each receive data byte.

**(4) Receive – Interrupts**

- ① Poll the RE bit in CNTR until RE = 0.
- ② Set the RE and EIE bits in CNTR to 1.
- ③ When the receive interrupt occurs read the receive data from TRDR.
- ④ Set the RE bit in CNTR to 1.
- ⑤ Repeat 3 to 4 for each receive data byte.

**12.5 CSI/O Operation Timing Notes**

- (1) Note that transmitter clocking and receiver sampling timings are different from internal and external clocking modes. Fig. 53 to Fig. 54 shows CSI/O Transmit/Receive Timing.
- (2) The transmitter and receiver should be disabled (TE and RE = 0) when initializing or changing the baud rate.

**12.6 CSI/O Operation Notes**

- (1) Disable the transmitter and receiver (TE and RE = 0) before initializing or changing the baud rate. When changing the baud rate after completion of transmission or reception, a delay of at least one bit time is required before baud rate modification.

- (2) When RE or TE is cleared to 0 by software, a corresponding receive or transmit operation is immediately terminated. Normally, TE or RE should only be cleared to 0 when EF = 1.
- (3) Simultaneous transmission and reception is not possible. Thus, TE and RE should not both be 1 at the same time.




Figure 53 Transmit Timing — Internal Clock




Figure 54 Transmit Timing — External Clock




Figure 55 Receive Timing – Internal Clock




Figure 56 Receive Timing – External Clock

**12.7 CSI/O and RESET**

During RESET each bit in the CNTR is initialized as defined in the CNTR register description.

CSI/O transmit and receive operations in progress are aborted during RESET. However, the contents of TRDR are not changed.

**13 PROGRAMMABLE RELOAD TIMER (PRT)**

The HD64180 contains a two channel 16-bit Programmable Reload Timer. Each PRT channel contains a 16-bit down counter and a 16-bit reload register. The down counter can be directly read and written and a down counter overflow interrupt can be programmably enabled or disabled. In addition, PRT channel 1 has a TOUT output pin (multiplexed with A<sub>18</sub>) which can be set HIGH, LOW, or toggled. Thus PRT1 can perform programmable output waveform

generation.

**13.1 PRT Block Diagram**

The PRT block diagram is shown in Fig. 57. The two channels have separate timer data and reload registers and a common status/control register. The PRT input clock for both channels is equal to the system clock ( $\phi$ ) divided by 20.




Figure 57 PRT Block Diagram

**13.2 PRT Register Description**

**(1) Timer Data Register (TMDR: I/O Address = CH0: 0DH, 0CH CH1: 15H, 14H)**

PRT0 and PRT1 each have 16-bit Timer Data Registers (TMDR). TMDR0 and TMDR1 are each accessed as low and high byte registers (TMDROH, TMDROL and TMDR1H, TMDR1L). During RESET, TMDR0 and TMDR1 are set to FFFFH.

TMDR is decremented once every twenty  $\phi$  clocks. When TMDR counts down to 0, it is automatically reloaded with the value contained in the Reload Register (RLDR).

TMDR can be read and written by software using the following procedures. The read procedure uses a PRT internal temporary storage register to return accurate data without requiring the timer to be stopped. The write procedure requires the PRT to be stopped.

For reading (without stopping the timer), TMDR must be read in the order of lower byte – higher byte (TMDRnL, TMDRnH). The lower byte read (TMDRnL) will store the higher byte value in an internal register. The following higher byte read (TMDRnH) will access this internal register. This procedure insures timer data validity by eliminating the problem of potential 16-bit timer updating between each 8-bit read. Specifically, reading TMDR in higher byte – lower byte order may result in invalid data. Note the implications of TMDR higher byte internal storage for applications which may read only the lower and/or higher bytes. In normal operation all TMDR read routines should access both the lower and higher bytes, in that order.

For writing, the TMDR down counting must be inhibited using the TDE (Timer Down Count Enable) bits in the TCR (Timer Control Register), following which any or both higher and lower bytes of TMDR can be freely written (and read) in any order.

**(2) Timer Reload Register (RLDR: I/O Address = CH0: 0EH, 0FH CH1: 16H, 17H)**

PRT0 and PRT1 each have 16-bit Timer Reload Registers (RLDR). RLDR0 and RLDR1 are each accessed as low and high byte registers (RLDR0H, RLDR0L and RLDR1H, RLDR1L). During RESET RLDR0 and RLDR1 are set to FFFFH.

When the TMDR counts down to 0, it is automatically reloaded with the contents of RLDR.

**(3) Timer Control Register (TCR)**

TCR monitors both channels (PRT0, PRT1) TMDR status and controls enabling and disabling of down counting and interrupts as well as controlling the output pin (A<sub>18</sub>/TOUT) for PRT 1.

Timer Control Register (TCR : I/O Address = 10H)								
bit	7	6	5	4	3	2	1	0
	TIF1	TIF0	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0
	R	R	R/W	R/W	R/W	R/W	R/W	R/W

**TIF1: Timer Interrupt Flag 1 (bit 7)**

When TMDR1 decrements to 0, TIF1 is set to 1. This can generate an interrupt request if enabled by TIE1 = 1. TIF1 is reset to 0 when TCR is read and the higher or lower byte of TMDR1 are read. During RESET, TIF1 is cleared to 0.

**TIF0: Timer Interrupt Flag 0 (bit 6)**

When TMDR0 decrements to 0, TIF0 is set to 1. This can generate an interrupt request if enabled by TIE0 = 1. TIF0 is reset to 0 when TCR is read and the higher or lower byte of TMDR0 are read. During RESET, TIF0 is cleared to 0.

**TIE1: Timer Interrupt Enable 1 (bit 5)**

When TIE1 is set to 1, TIF1 = 1 will generate a CPU interrupt request. When TIE1 is reset to 0, the interrupt request is inhibited. During RESET, TIE1 is cleared to 0.

**TIE0: Timer Interrupt Enable 0 (bit 4)**

When TIE0 is set to 1, TIF0 = 1 will generate a CPU interrupt request. When TIE0 is reset to 0, the interrupt request is inhibited. During RESET, TIE0 is cleared to 0.

**TOC1, 0: Timer Output Control (bits 3, 2)**

TOC1 and TOC0 control the output of PRT1 using the multiplexed A<sub>18</sub>/TOUT pin as shown below. During RESET, TOC1 and TOC0 are cleared to 0. This selects the address function for A<sub>18</sub>/TOUT. By programming TOC1 and TOC0, the A<sub>18</sub>/TOUT pin can be forced HIGH, LOW or toggled when TMDR1 decrements to 0.

TOC1	TOC0	OUTPUT	
0	0	Inhibited	(A <sub>18</sub> /TOUT pin is selected as an address output function.)
0	1	toggled*	(A <sub>18</sub> /TOUT pin is selected as a PRT1 output function.)
1	0	0	
1	1	1	

\* When TMDR1 decrements to 0, TOUT level is reversed. This can provide square wave with 50% duty to external devices without any software support.

**TDE1, 0: Timer Down Count Enable (bits 1, 0)**

TDE1 and TDE0 enable and disable down counting for TMDR1 and TMDR0 respectively. When TDE<sub>n</sub> (n = 0, 1) is set to 1, down counting is executed for TMDR<sub>n</sub>. When TDE<sub>n</sub> is reset to 0, down counting is stopped and TMDR<sub>n</sub> can be freely read or written. TDE1 and TDE0 are cleared to 0 during RESET and TMDR<sub>n</sub> will not decrement until TDE<sub>n</sub> is set to 1.

Fig. 58 shows timer initialization, count down and reload timing. Fig. 59 shows timer output (A<sub>18</sub>/TOUT) timing.




Figure 58 PRT Operation Timing




Figure 59 PRT Output Timing




Figure 60 PRT Interrupt Request Circuit Diagram

**13.3 PRT Interrupts**

The PRT interrupt request circuit is shown in Fig. 60.

**13.4 PRT and RESET**

During RESET the bits in TCR are initialized as defined in the TCR register description. Down counting is stopped and the TMDR and RLDR registers are initialized to FFFFH. The  $A_{1n}/TOUT$  pin reverts to the address output function.

**13.5 PRT Operation Notes**

- (1) TMDR data can be accurately read without stopping down counting by reading the lower (TMDRnL\*) and higher (TMDRnH\*) bytes in that order. Or, TMDR can be freely read or written by stopping the down counting.
- (2) Care should be taken to insure that a timer reload does not occur during or between lower (RLDRnL\*) and higher (RLDRnH\*) byte writes. This may be guaranteed by system design/timing or by stopping down counting (with TMDR containing a non-zero value) during the RLDR updating. Similarly, in applications in which TMDR is written at each TMDR overflow, the system/software design should guarantee that RLDR can be updated before the next overflow occurs. Otherwise, time base inaccuracy will occur.  
NOTE: \* n = 0, 1
- (3) During RESET, the multiplexed  $A_{1n}/TOUT$  pin reverts to the address output.  
By reprogramming the TOC1 and TOC0 bits, the timer output

function for PRT channel 1 can be selected. The following shows the initial state of the TOUT pin after TOC1 and TOC0 are programmed to select the PRT channel 1 timer output function.

(i) PRT (channel 1) has not counted down to 0.

If the PRT has not counted down to 0 (timed out), the initial state of TOUT depends on the programmed value in TOC1 and TOC0.

TOC1	TOC0	TOUT State After Programming TOC1/TOC0	TOUT State After Next Timeout
0	1	HIGH (1)	LOW (0)
1	0	HIGH (1)	LOW (0)
1	1	HIGH (1)	HIGH (1)

(ii) PRT (channel 1) has counted down to 0 at least once.

If the PRT has counted down to 0 (timed out) at least once, the initial state of TOUT depends on the number of time outs (even or odd) that have occurred.

Numbers of Timeouts (even or odd)	TOUT State After Programming TOC1/TOC0
Even (2, 4, 6 ...)	HIGH (1)
Odd (1, 3, 5 ...)	LOW (0)




**14 INTERNAL I/O REGISTERS**

The HD64180 internal I/O Registers occupy 64 I/O addresses (including reserved addresses). These registers access the internal I/O modules (ASCI, CSI/O, PRT) and control functions (DMAC, DRAM refresh, interrupts, wait state generator, MMU and I/O relocation).

To avoid address conflicts with external I/O, the HD64180 internal I/O addresses can be relocated on 64 bytes boundaries within the bottom 256 bytes of the 64k bytes I/O address space.

**14.1 I/O Control Register (ICR)**

ICR allows relocating of the internal I/O addresses. ICR also controls enabling/disabling of the IOSTOP mode.



**IOA7,6: I/O Address Relocation (bits 7-6)**

IOA7 and IOA6 relocate internal I/O as shown in Fig. 61. Note that the high-order 8 bits of 16-bit internal I/O addresses are always 0. IOA7 and IOA6 are cleared to 0 during RESET.




Figure 61 Internal I/O Address Relocation

**IOSTOP: IOSTOP Mode (bit 5)**

IOSTOP mode is enabled when IOSTP is set to 1. Normal I/O operation resumes when IOSTP is reset to 0. IOSTP is cleared to 0 during RESET.

**14.2 Internal I/O Registers Address Map**

The internal I/O register addresses are shown in Table 14. These addresses are relative to the 64 bytes boundary base address specified in ICR.

Table 14 Internal I/O Register Address Map (1)

	Register	Mnemonic	Address	
			Binary	Hexadecimal
ASCI	ASCI Control Register A Ch 0	CNTLA0	XX000000	00H
	ASCI Control Register A Ch 1	CNTLA1	XX000001	01H
	ASCI Control Register B Ch 0	CNTLBO	XX000010	02H
	ASCI Control Register B Ch 1	CNTLB1	XX000011	03H
	ASCI Status Register Ch 0	STAT0	XX000100	04H
	ASCI Status Register Ch 1	STAT1	XX000101	05H
	ASCI Transmit Data Register Ch 0	TDR0	XX000110	06H
	ASCI Transmit Data Register Ch 1	TDR1	XX000111	07H
	ASCI Receive Data Register Ch 0	RDR0	XX001000	08H
ASCI Receive Data Register Ch 1	RDR1	XX001001	09H	
CSI/O	CSI/O Control Register	CNTR	XX001010	0AH
	CSI/O Transmit/Receive Data Register	TRDR	XX001011	0BH
Timer	Timer Data Register Ch 0L	TMDROL	XX001100	0CH
	Timer Data Register Ch 0H	TMDROH	XX001101	0DH
	Reload Register Ch 0L	RLDROL	XX001110	0EH
	Reload Register Ch 0H	RLDROH	XX001111	0FH
	Timer Control Register	TCR	XX010000	10H
	Reserved		XX010001	11H
			§	§
			XX010011	13H
	Timer Data Register Ch 1L	TMDR1L	XX010100	14H
	Timer Data Register Ch 1H	TMDR1H	XX010101	15H
Reload Register Ch 1L	RLDR1L	XX010110	16H	
Reload Register Ch 1H	RLDR1H	XX010111	17H	
Others	Free Running Counter	FRC	XX011000	18H
	Reserved		XX011001	19H
			§	§
		XX011111	1FH	

Table 14 Internal I/O Register Address Map (2)

	Register	Mnemonic	Address	
			Binary	Hexadecimal
DMA	DMA Source Address Register Ch 0L	SAR0L	XX100000	20H
	DMA Source Address Register Ch 0H	SAR0H	XX100001	21H
	DMA Source Address Register Ch 0B	SAR0B	XX100010	22H
	DMA Destination Address Register Ch 0L	DAR0L	XX100011	23H
	DMA Destination Address Register Ch 0H	DAR0H	XX100100	24H
	DMA Destination Address Register Ch 0B	DAR0B	XX100101	25H
	DMA Byte Count Register Ch 0L	BCR0L	XX100110	26H
	DMA Byte Count Register Ch 0H	BCR0H	XX100111	27H
	DMA Memory Address Register Ch 1L	MAR1L	XX101000	28H
	DMA Memory Address Register Ch 1H	MAR1H	XX101001	29H
	DMA Memory Address Register Ch 1B	MAR1B	XX101010	2AH
	DMA I/O Address Register Ch 1L	IAR1L	XX101011	2BH
	DMA I/O Address Register Ch 1H	IAR1H	XX101100	2CH
	Reserved		XX101101	2DH
	DMA Byte Count Register Ch 1L	BCR1L	XX101110	2EH
	DMA Byte Count Register Ch 1H	BCR1H	XX101111	2FH
	DMA Status Register	DSTAT	XX110000	30H
	DMA Mode Register	DMODE	XX110001	31H
DMA/WAIT Control Register	DCNTL	XX110010	32H	
INT	IL Register (Interrupt Vector Low Register)	IL	XX110011	33H
	INT/TRAP Control Register	ITC	XX110100	34H
	Reserved		XX110101	35H
Refresh	Refresh Control Register	RCR	XX110110	36H
	Reserved		XX110111	37H
MMU	MMU Common Base Register	CBR	XX111000	38H
	MMU Bank Base Register	BBR	XX111001	39H
	MMU Common/Bank Area Register	CBAR	XX111010	3AH
I/O	Reserved		XX111011	3BH
			XX111110	3EH
	I/O Control Register	ICR	XX111111	3FH

### 14.3 I/O Addressing Notes

The internal I/O register addresses are located in the I/O address space from 0000H to 00FFH (16-bit I/O addresses). Thus, to access the internal I/O registers (using I/O instructions), the high-order 8 bits of the 16-bit I/O address must be 0.

The conventional I/O instructions (OUT (m),A/ IN A,(m) / OUTI / INI/ etc.) place the contents of a CPU register on the high-order 8 bits of the address bus, and thus may be difficult to use for accessing internal I/O registers.

For efficient internal I/O register access, a number of new instructions have been added, which force the high-order 8 bits of the 16-bit I/O address to 0. These instructions are IN0, OUT0, OTIM,

OTIMR, OTDM, OTDMR and TSTIO (See section 19 Instruction Set).

Note that when writing to an internal I/O register, the same I/O write occurs on the external bus. However, the duplicate external I/O write cycle will exhibit internal I/O write cycle timing. For example, the WAIT input and programmable wait state generator are ignored. Similarly, internal I/O read cycles also cause a duplicate external I/O read cycle — however, the external read data is ignored by the HD64180.

Normally, external I/O addresses should be chosen to avoid overlap with internal I/O addresses to avoid duplicate I/O accesses.

**15 E CLOCK OUTPUT TIMING – 6800 TYPE BUS INTERFACE**


A large selection of 6800 type peripheral devices can be connected to the HD64180, including the Hitachi 6300 CMOS series (6321 PIA, 6350 ACIA, etc.) as well as 6500 family devices.

These devices require connection with the HD64180 synchronous E clock output. The speed (access time) required for the peripheral device are determined by the HD64180 clock rate. Table 15, Fig. 62 and Fig. 63 define E clock output timing.

Table 15 E Clock Timing in Each Condition

Condition	Duration of E Clock Output "High"	
Op-code Fetch Cycle Memory Read/Write Cycle	$T_{2\uparrow} - T_{3\downarrow}$	$(1.5\phi + n_w \cdot \phi)$
I/O read Cycle	$1st Tw\uparrow - T_{3\downarrow}$	$(0.5\phi + n_w \cdot \phi)$
I/O Write Cycle	$1st Tw\uparrow - T_{3\downarrow}$	$(n_w \cdot \phi)$
NMI Acknowledge 1st MC	$T_{2\uparrow} - T_{3\downarrow}$	$(1.5\phi)$
$\overline{INT}_0$ Acknowledge 1st MC	$1st Tw\uparrow - T_{3\downarrow}$	$(0.5\phi + n_w \cdot \phi)$
BUS RELEASE mode SLEEP mode SYSTEM STOP mode	$\phi\downarrow - \phi\downarrow$	$(2\phi \text{ or } 1\phi)$


NOTE)  $n_w$  : the number of wait states  
MC : Machine Cycle




\* Two wait states are automatically inserted.

NOTE) MC: Machine Cycle

Figure 62 E Clock Timing (During Read/Write Cycle and Interrupt Acknowledge Cycle)



(a) E Clock Timing in BUS RELEASE Mode



(b) E Clock Timing in SLEEP Mode and SYSTEM STOP Mode

Figure 63 E Clock Timing  
(in BUS RELEASE mode, SLEEP mode, SYSTEM STOP mode)

Wait states inserted in op-code fetch, memory read/write and I/O read/write cycles extend the duration of E clock output HIGH. Note that during I/O read/write cycles with no wait states (only occurs during on-chip I/O register accesses), E will not go HIGH.

The correspondence between the duration of E clock output HIGH and standard peripheral device speed selections is as follows.

Device Speed Selection	Required duration of E clock output HIGH
1.0 MHz (ex: HD6321P)	500 ns min.
1.5 MHz (ex: HD63A21P)	333 ns min.
2.0 MHz (ex: HD63B21P)	230 ns min.

**15.1 6800 Type Bus Interfacing Note**

When the HD64180 is connected to 6800 type peripheral LSIs with E clock, the 6800 type peripheral LSIs should be located in I/O address space.

If the 6800 type peripheral LSIs are located in memory address space, WR set-up time and WR hold time for E clock won't be guaranteed during memory read/write cycles and 6800 type peripheral LSIs can't be connected correctly.

**16 ON-CHIP CLOCK GENERATOR**

The HD64180 contains a crystal oscillator and system clock ( $\phi$ ) generator. A crystal can be directly connected or an external clock input can be provided. In either case, the system clock ( $\phi$ ) is equal to one-half the input clock. For example, a crystal or external clock

input of 8 MHz corresponds with a system clock rate of  $\phi = 4$  MHz.

The following table shows the AT cut crystal characteristics ( $C_o$ ,  $R_s$ ) and the load capacitance ( $CL_1$ ,  $CL_2$ ) required for various frequencies of HD64180 operation.

Table 16 Crystal Characteristics

Item \ Clock Frequency	4MHz	4MHz < f ≤ 12MHz	12MHz < f ≤ 16MHz
$C_o$	< 7 pF	< 7 pF	< 7 pF
$R_s$	< 60 Ω	< 60 Ω	< 60 Ω
$CL_1, CL_2$	10 to 22 pF ± 10%	10 to 22 pF ± 10%	10 to 22 pF ± 10%

If an external clock input is used instead of a crystal, the waveform (twice the  $\phi$  clock rate) should exhibit a  $50\% \pm 5\%$  duty cycle. Note that the minimum clock input HIGH voltage level is  $V_{CC} - 0.6V$ . The external clock input is connected to the EXTAL pin, while the XTAL pin is left open. Fig. 64 shows external clock interface.




Figure 64 External Clock Interface

Fig. 65 shows the HD64180 clock generator circuit while Fig. 66 and Fig. 67 specify circuit board design rules.




Figure 65 Crystal Interface





Figure 66 Note for Board Design of the Oscillation Circuit




Figure 67 Example of Board Design

Circuit Board design should observe the followings.

- (1) To prevent induced noise, the crystal and load capacitors should be physically located as close to the LSI as possible.
- (2) Signal lines should not run parallel to the clock oscillator inputs. In particular, the clock input circuitry and the system clock  $\phi$  output should be separated as much as possible.

- (3) Similar to (2),  $V_{CC}$  power lines should be separated from the clock oscillator input circuitry.
- (4) Resistivity between XTAL or EXTAL and the other pins should be greater than 10M ohms.

Signal line layout should avoid areas marked with ////.

**17 MISCELLANEOUS**

Free Running Counter (I/O Address = 18H)

Read only 8-bit free running counter without control registers and status registers. The contents of the 8-bit free running counter is counted down by 1 with an interval of 10  $\phi$  clock cycles. The free running counter continues counting down without being affected by the read operation.

If data is written into the free running counter, we can't guarantee the interval of DRAM refresh cycle and baud rates of ASCII and CSI/O.

In IOSTOP mode, the free running counter continues counting down. It is initialized to FFH during RESET.

**18 OPERATION NOTES**

**18.1 Spike Noise on TOUT**

When  $A_{18}$ /TOUT pin functions as TOUT and outputs LOW, spike noise up to 2V may appear on the TOUT output at address outputs ( $A_0$ - $A_{17}$ ) changing from HIGH to LOW. This spike noise will become the largest, when all of the  $A_0$ - $A_{17}$  address outputs change from HIGH to LOW simultaneously. (Refer to Fig. 68)

To avoid the spike noise on TOUT, a resistor and a capacitor should be connected to TOUT as shown in Fig. 69.




Figure 68 Spike Noise on TOUT

**18.2  $CKA_0/\overline{DREQ}_0$  Function in SLEEP Mode**

When the CPU enters into SLEEP mode, the  $CKA_0/\overline{DREQ}_0$  pin always functions as the  $CKA_0$  pin. Therefore, if the CPU enters into SLEEP mode during the time the pin is functioning as the  $\overline{DREQ}_0$  input pin and the ASCII selects an internal clock source, the pin immediately reverts to being the  $CKA_0$  output pin. At this time, a conflict between  $\overline{DREQ}_0$  input and  $CKA_0$  output may occur and a large surge of current may flow through the pin as a result. To prevent this, a current-limiting resistor should be connected to the pin as shown in Fig. 70.




Figure 70 A Current Limit Resistor Connection

**18.3 Precaution on Interfacing the Z80\* Family Peripheral LSIs to the HD64180**

(1) Problem

In daisy chain, the Z80\* family peripheral LSI (PIO, DMA, CTC, SIO, or DART) resets interrupt circuit (i.e. IEO changes from LOW to HIGH) by fetching the RETI op-code on the data bus concurrently during the CPU fetches the RETI. Therefore, the followings should be noted for the RETI op-code (EDH, 4DH) fetch timing in the Z80\* peripheral LSI.

When the peripheral LSI fetches the first op-code of RETI (EDH),  $\overline{LIR}$  should be negated HIGH at the rising edge of system clock  $\phi$  as shown in Fig. 71, A. (This isn't referred in the manuals for the Z80\* peripheral LSI.) So,  $\overline{LIR}$  hold time ( $\overline{LIR} = \text{HIGH}$ ) should be required as shown in Fig. 71.





Figure 71  $\overline{LIR}$  Hold Time



Example:  $R = 4.7 \text{ k}\Omega$   
 $C = 15 \text{ pF}$

Figure 69 Resistor and Capacitor Connection



Because  $\overline{\text{LIR}}$  changes synchronously with the rising edge of system clock  $\phi$ ,  $\overline{\text{LIR}}$  delay time is equal to  $\overline{\text{LIR}}$  hold time of the Z80\* peripheral LSI. However, this  $\overline{\text{LIR}}$  hold time may not be sufficient for the Z80\* peripheral LSI in some case and IEO line may not be reset.

- (2) An example of countermeasure  
Fig. 72 shows an example of circuit, while Fig. 73 shows the  $\overline{\text{LIR}}$  and  $\overline{\text{LIR}}'$  timing in the circuit.




Figure 72 Circuit Example

\* Z80 is a registered trademark of Zilog, Inc.




Figure 73  $\overline{\text{LIR}}$  and  $\overline{\text{LIR}}'$  Timing in the Circuit

$\overline{\text{LIR}}'$ , which is synchronized with the falling edge of system clock  $\phi$ , is provided to the peripheral LSI. In this case, one-half clock cycle duration is confirmed as the hold time.

Please carefully examine the circuit before you use it on your application.

**18.4 Precautions on  $t_{AD}$  and  $t_{AS}$**


**(1) Specification of  $t_{AD}$  and  $t_{AS}$**

The specification of  $t_{AD}$  (Address delay time) and  $t_{AS}$  (Address set-up time) is shown in Table 17.


Fig. 74 shows  $t_{AD}$  and  $t_{AS}$  timings just after RESET and just after recovery from BUS RELEASE mode.

Table 17 Spec. of  $t_{AD}$  and  $t_{AS}$

Symbol	Item		Spec.		Remarks
			HD64A180RO	HD64B180RO	
$t_{AD}$	Address Delay Time	Just after RESET, or after recovery from BUS RELEASE mode, or at the beginning of SLEEP mode and SYSTEM STOP mode	130 (ns) max	125 (ns) max	Refer to 2.(1)
		Normal operation	110 (ns) max	105 (ns) max	
$t_{AS}$	Address Set-up Time	Just after RESET, or after recovery from BUS RELEASE mode	30 (ns) min	- 15 (ns) min	Refer to 2.(2) (a)
		Normal operation	45 (ns) min	10 (ns) min	



(a)  $t_{AD}$  and  $t_{AS}$  timing just after RESET



(b)  $t_{AD}$  and  $t_{AS}$  timing just after recovery from BUS RELEASE mode

NOTE: Dotted lines show address delay in normal operation.

\*  $t_{AS}$  is -15 ns (min) in case of 6 MHz operation.

Figure 74  $t_{AD}$  and  $t_{AS}$  Timings

(2) Problems and countermeasures on  $t_{AD}$  and  $t_{AS}$

Due to the above specification of  $t_{AD}$  and  $t_{AS}$ , the following problems may occur.

①  $t_{AD}$

Just after recovery from BUS RELEASE mode,  $t_{AD}$  is larger than usual by 20 ns. Therefore, if Memory or I/O LSI access timing is designed based on the old  $t_{AD}$ , an access time may not be enough just after recovery from BUS RELEASE mode.

So, one of the following two ways should be taken to design memory or I/O LSI access timing.


(a) All memory or I/O LSI access timing should be designed based on  $t_{AD}$  just after recovery from BUS RELEASE mode.

(b) Wait state ( $T_w$ ) should be inserted just after recovery from BUS RELEASE mode. (Refer to Example 3.)

②  $t_{AS}$

(a) In case of 6 MHz operation,  $t_{AS}$  is -15 ns (min) just after RESET or just after recovery from BUS RELEASE mode. Therefore, if it is necessary to assure address set-up time of 0 ns or more than 0 ns (min) for a falling edge of  $\overline{ME}$  or  $\overline{IOE}$ ,  $\overline{ME}$  or  $\overline{IOE}$  can't be directly used. Generally speaking, the problem may occur in the following cases.

- (i) DRAM access using  $\overline{ME}$  as  $\overline{RAS}$  signal
  - (ii) Pseudo SRAM access using  $\overline{ME}$  as  $\overline{CE}$  signal
- DRAM or Pseudo SRAM requires 0 ns (min) of address set-up for a falling edge of  $\overline{RAS}$  or  $\overline{CE}$ . (Refer to Fig. 75 and Fig. 76.)




0 ns or more than 0 ns is required

Figure 75  $t_{AS}$  Timing for DRAM

Therefore, if DRAM or Pseudo SRAM is accessed just after RESET or after recovery from BUS RELEASE mode,  $\overline{ME}$  should be delayed by half cycle of system clock  $\phi$ . (Refer to Example 2.)

In the case of PROM, fully static RAM or a peripheral LSI which doesn't require set-up time,  $\overline{CS}$  signal may be unstable at the beginning of access when  $\overline{CS}$  is synchronized with  $\overline{ME}$  or  $\overline{IOE}$ . However, there is no problem by the following reason;

- Read — If access time is assured enough, data is read correctly.
- Write — As an address set-up time for a falling edge of  $\overline{WR}$  is assured, unintentional writing into a memory or a peripheral LSI can not occur.



0 ns or more than 0 ns is required

Figure 76  $t_{AS}$  Timing for Pseudo SRAM

Please carefully examine the spec. of a memory or a peripheral LSI for your application.

- (b) In case of 6 MHz operation, address set-up time of normal operation is 10 ns (min). If this address set-up time is not enough,  $\overline{ME}$  should be delayed to assure address set-up time. (Refer to Example 2.)

Please check whether the problems mentioned above occur or not, referring to the flowchart in Fig. 77.

If you have some problem, please take some countermeasure as shown in Examples 1 to 3.




Figure 77 Check Flow

The followings show countermeasures to assure  $t_{AS}$  just after RESET or after recovery from BUS RELEASE mode.

**Example 1: Countermeasure for  $t_{AS}$  just after RESET**

As Restart address is 00000H,  $t_{AS}$  can be assured by pulling down all address lines to "0" during RESET. Fig. 78 shows the circuit for countermeasure.

Address lines become high impedance during RESET. However, if pull-down resistor R are connected as shown in Fig. 78, address lines go "0". In this case, length of RESET cycle T should be much longer than C·R. ( $T > C \cdot R$ )






Figure 78 Countermeasure for  $t_{AS}$  Just After RESET

**Example 2: Countermeasure for  $t_{AS}$**

To assure  $t_{AS}$ ,  $\overline{ME}$  should be delayed by half cycle of system clock  $\phi$  by connecting external circuit as shown in Fig. 79 (a).  $\overline{ME}$  and  $\overline{ME}'$  timing in the circuit is shown in Fig. 79 (b).



(a) Circuit Example




(b)  $\overline{ME}$  and  $\overline{ME}'$  Timing in the Circuit


Figure 79 Countermeasure for  $t_{AS}$  by Delaying  $\overline{ME}$

**Example 3: Countermeasure for  $t_{AD}$  just after recovering from BUS RELEASE mode**

$t_{AD}$  just after recovery from BUS RELEASE mode can be assured by inserting wait state ( $T_w$ ). To insert wait state ( $T_w$ ), an external circuit should be connected as shown in Fig. 80 (a). Timing in the circuit is shown in Fig. 80 (b).



(a) Circuit Example



(b) Timing in the Circuit

Figure 80 Countermeasure for  $t_{AD}$  Just After Recovery from BUS RELEASE Mode

**18.5 Precaution on Interfacing HD64180 with Z80\* CTC**

**(1) Problem**

The following problem may happen when interfacing HD64180 with Z80\* CTC (Z8430). Therefore, countermeasure shown in section 2 should be taken. Fig. 81 illustrates Z80\* CTC write timing specified in Z80\* CTC Data Sheet. Fig. 82 and Fig. 83 show Z80\* I/O write timing and HD64180 I/O write timing respectively.

As shown above,  $\overline{IOE}$  in HD64180 goes LOW by a half  $\phi$  clock cycle faster than  $\overline{IORQ}$  in Z80. When interfacing Z80 with Z80\* CTC, data is written into Z80\* CTC at the rising edge of  $T_w$ . By contrast, when interfacing HD64180 with Z80\* CTC, data is written into Z80\* CTC at the rising edge of  $T_2$ . In the latter case, data may not be written into Z80\* CTC if  $\overline{IOE}$  set-up time for the rising edge of  $T_2$  is less than the set-up time specified in Z80\* CTC.




Figure 81 Z80\* CTC Write Timing\*\*




Figure 82 Z80\* I/O Write Timing





Figure 83 HD64180 I/O Write Timing


**(2) Countermeasure**

To Avoid the problem,  $\overline{IOE}$  in HD64180 should be asserted LOW at the rising edge of  $T_2$  to assure the set-up time specified in Z80\* CTC. Fig. 84 (a) shows a circuit for delaying  $\overline{IOE}$  by a half  $\phi$  clock cycle.


If this circuit is externally connected between HD64180 and Z80\* CTC,  $\overline{IOE}'$  will be pulled LOW at the rising edge of  $T_2$  only in I/O read/write cycle as shown in Fig. 84 (b). While in  $\overline{INT}_0$  acknowledge cycle,  $\overline{IOE}$  and  $\overline{IOE}'$  are asserted LOW at the timing shown in Fig. 84 (c). In  $\overline{INT}_0$  acknowledge cycle,  $\overline{IOE}'$  delays because of propagation time of TTL gates of the countermeasure circuit and the vector access time is shortened. If vector access time for HD64180 is not assured during  $\overline{INT}_0$  acknowledge cycle, wait states should be inserted by programming IW10 and IW11 bits of DMA/WAIT Control Register. However, note that wait states insertion by software should be inhibited during Z80\* CTC read/write cycles, because more than one wait state can not be allowed in the case of Z80\* CTC. (Please see Z80\* CTC Data Sheet. One wait state is automatically inserted during the cycles.) Refer to "Fig. 85 Z80\* CTC Access Flow" for details.



(a) Countermeasure Circuit



(b) I/O Read/Write Timing



(c)  $\overline{INT}_0$  Acknowledge Cycle Timing

Figure 84 Countermeasure Circuit and Timings in the Circuit

\* Z80 is a registered trademark of Zilog, Inc.  
 \*\* Copied from Z80\* CTC Data Sheet (April, 1985)




Figure 85 Z80\* CTC Access Flow

18.6 Notes on HD64180  $\overline{INT}_0$  Mode 0

(1) Problem

In  $\overline{INT}_0$  Mode 0, the CPU executes an instruction which is placed on the data bus during the interrupt acknowledge cycle. Usually, RST (1-byte instruction) or CALL (3-byte instruction) is placed on the data bus. Then, the CPU pushes the Program Counter (PC) onto the stack and jumps to the interrupt service routine. In the case of RST instruction, the correct return address is pushed onto the stack. However, in the case of CALL instruction, the pushed return address is equal to the correct return address + 2.

(2) Explanation of operation

During the 1st op-code fetch cycle in the interrupt acknowledge

cycle, the CPU stops incrementing the PC. At this time, the PC contains the return address. After the 1st op-code is fetched, the CPU restarts incrementing the PC. Therefore, if RST (1-byte instruction) is executed in the interrupt acknowledge cycle, the correct return address is pushed onto the stack and the CPU can return from the interrupt service routine correctly. While, if CALL (3-byte instruction) is executed in the interrupt acknowledge cycle, the PC is incremented twice during the operand read cycle of the 2 bytes after the 1st op-code is fetched. Therefore, the return address + 2 in the PC is pushed onto the stack. So, when RETI is executed at the end of the interrupt service routine, the CPU can not return from the interrupt correctly.

Fig. 86 shows the CALL execution timing in  $\overline{INT}_0$  Mode 0.




Figure 86 The CALL Execution Timing in  $\overline{INT}_0$  Mode 0



**(3) Countermeasure**

The following explains the countermeasure of the problem in  $\overline{\text{INT}}_0$  Mode 0.


- ① RST  
When RST is executed, the correct return address in the PC is pushed onto the stack.
- ② CALL  
When CALL is executed, the stack contents must be decremented by two in the interrupt service routine to return from the interrupt correctly.

Table 18 summarizes how to adjust the stack contents depending on the instruction to be executed.

Table 18 Stack Contents Adjustment

Instruction	Stack Contents Adjustment
RST	No
CALL	Decrement the stack contents by two
Other instructions	No (The PC is not stacked.)

The  $\overline{\text{INT}}_0$  Mode 0 sequences when executing RST and CALL are shown in Fig. 87.



NOTE) PC: PC indicates the return address

Figure 87  $\overline{\text{INT}}_0$  Mode 0 Sequence

**18.7 Note on reset operation when the CPU is in a WAIT state**

**(1) Problem**

When the  $\overline{\text{WAIT}}$  signal is asserted low and the CPU is in a WAIT state, the CPU can't be reset and can't restart even if the  $\overline{\text{RESET}}$  signal is asserted low.

① Incorrect operation

In the case that  $\overline{\text{RESET}}$  signal goes to low level and then goes back to high level while the  $\overline{\text{WAIT}}$  signal is asserted low, the CPU can't restart. (Please see Fig. 88)




Figure 88 Incorrect Operation

② Correct operation

In the following cases, the CPU can restart correctly.

(a) In the case that the  $\overline{\text{RESET}}$  signal goes to low level by 5 clocks earlier than the  $\overline{\text{WAIT}}$  goes to low level.




Figure 89 Correct Operation

(b) In the case that the  $\overline{\text{WAIT}}$  signal goes to high level by 3 clocks earlier than the  $\overline{\text{RESET}}$  signal goes to high.




Figure 90 Correct Operation

(c) In the case that the  $\overline{\text{RESET}}$  goes to low while the CPU is in a  $\overline{\text{WAIT}}$  state caused by the internal programmable

$\overline{\text{WAIT}}$  state generator and while the  $\overline{\text{WAIT}}$  signal is kept in high level.




Figure 91 Correct Operation

(2) Countermeasure

Please force the  $\overline{\text{WAIT}}$  signal to change to high level by 3 clocks

before the  $\overline{\text{RESET}}$  signal goes to high level. Please see Fig. 92 and Fig. 93.




Figure 92 Timing

① An example of countermeasure circuits




Figure 93 An Example of Circuits and the Timing

**18.8 Note on conflict of  $\overline{\text{NMI}}$  and TRAP interrupts**

**(1) Problem**

If the CPU reads an undefined op-code normally, the TRAP interrupt occurs.

If the CPU receives a  $\overline{\text{NMI}}$  request during fetching an undefined op-code, the CPU jumps to 0066H, that is  $\overline{\text{NMI}}$ 's jump address, not to the normal TRAP address (0000H). Therefore, in this case, TRAP interrupt routine is not executed.

**(2) Explanation**

Fig. 94 shows an operation timing when the CPU receives a  $\overline{\text{NMI}}$  interrupt during fetching an undefined op-code. In this example, the second op-code is assumed to be undefined one. When a falling transition of  $\overline{\text{NMI}}$  signal happens during the period of  $T_a$  which is described in Fig. 94, the TRAP interrupt occurs internally and the CPU starts TRAP interrupt acknowledge cycles. In the

acknowledge cycles, the CPU stacks the address of an undefined op-code, and then the CPU jumps to logical address 0066H, not to logical address 0000H. As the request of  $\overline{\text{NMI}}$  interrupt is still suspended at the time, the CPU starts the  $\overline{\text{NMI}}$  acknowledge cycles after executing an op-code at logical address 0066H.

In the  $\overline{\text{NMI}}$  acknowledge cycles, the CPU jumps to logical address 0066H again after stacking the address of an op-code next to the op-code at logical address 0066H. Then, the CPU executes normally.

Fig. 95 shows an operation timing in the case that the third op-code is undefined. The CPU also acts similarly.

As mentioned above, if  $\overline{\text{NMI}}$  interrupt is requested while the CPU reads an undefined op-code, the CPU can not start from logical address 0000H because the start address changes to logical address 0066H.





Figure 94 Operation Timing in the Case that the Second Op-code is Undefined



If the CPU receives a  $\overline{\text{NMI}}$  request during  $T_a$ , the CPU jumps to 0066H.


Figure 95 Operation Timing in the Case that the Third Op-code is Undefined

**(3) Countermeasure**

Please take countermeasure by software.


① Change an op-code at logical address 0066H to NOP.

② Execute the following at the beginning of  $\overline{\text{NMI}}$  interrupt routine.



NOTE: In case that the next  $\overline{\text{NMI}}$  requests can occur during the  $\overline{\text{NMI}}$  interrupt routine, it is necessary to forbid the request until the CPU execute an op-code at logical address 0067H.

After completion of the flow (3), the content of the current stack top changes as follows:



NOTE: The PC (undefined op-code) means an address which is stacked during TRAP acknowledge cycles.

**19 INSTRUCTION SET**

**19.1 Instruction set overview**

The HD64180 is object code compatible with standard 8-bit operating system and application software. The instruction set also contains a number of new instructions to improve system and software performance, reliability and efficiency.

New Instructions	Operation
SLP	Enter SLEEP mode
MLT	8-bit multiply with 16-bit result
IN0 g, (m)	Input contents of immediate I/O address into register
OUT0 (m), g	Output register contents to immediate I/O address
OTIM	Block output — increment
OTIMR	Block output — increment and repeat
OTDM	Block output — decrement
OTDMR	Block output — decrement and repeat
TSTIO m	Non-destructive AND, I/O port and accumulator
TST g	Non-destructive AND, register and accumulator
TST m	Non-destructive AND, immediate data and accumulator
TST (HL)	Non-destructive AND, memory data and accumulator

**(1) SLP — Sleep**

The SLP instruction causes the HD64180 to enter SLEEP low power consumption mode. See section 5 for a complete description of the SLEEP state.

**(2) MLT — Multiply**

The MLT performs unsigned multiplication on two 8 bit numbers yielding a 16 bit result. MLT may specify BC, DE, HL or SP

registers. In all cases, the 8-bit operands are loaded into each half of the 16-bit register and the 16-bit result is returned in that register.

**(3) IN0 g, (m) — Input, Immediate I/O address**

The contents of immediately specified 8-bit I/O address are input into the specified register. When I/O is accessed, 00H is output in high-order bits of address automatically.

**(4) OUT0 (m), g — Output, immediate I/O address**

The contents of the specified register are output to the immediately specified 8-bit I/O address. When I/O is accessed, 00H is output in high-order bits of address automatically.

**(5) OTIM, OTIMR, OTDM, OTDMR — Block I/O**

The contents of memory pointed to by HL is output to the I/O address in (C). The memory address (HL) and I/O address (C) are incremented in OTIM and OTIMR and decremented in OTDM and OTDMR respectively. B register is decremented. The OTIMR and OTDMR variants repeat the above sequence until register B is decremented to 0. Since the I/O address (C) is automatically incremented or decremented, these instructions are useful for block I/O (such as HD64180 on-chip I/O) initialization. When I/O is accessed, 00H is output in high-order bits of address automatically.

**(6) TSTIO m — Test I/O Port**

The contents of the I/O port addressed by C are ANDed with 8-bit immediate data and the status flags are updated. The I/O port contents are not written (non-destructive AND). When I/O is accessed, 00H is output in higher bits of address automatically.

**(7) TST g — Test Register**

The contents of the specified register are ANDed with the accumulator (A) and the status flags are updated. The accumulator and specified register are not changed (non-destructive AND).

**(8) TST m – Test Immediate**

The 8-bit immediate data is ANDed with the accumulator (A) and the status flags are updated. The accumulator is not changed (non-destructive AND).

**(9) TST (HL) – Test Memory**

The contents of memory pointed to by HL are ANDed with the accumulator (A) and the status flags are updated. The memory contents and accumulator are not changed (non-destructive AND).

**19.2 Instruction set summary**

The followings explain the symbols in instruction set, and the following tables summarize the operation of each instruction.

**(1) Register**

g, g', ww, xx, yy, and zz specify a register to be used. g and g' specify an 8-bit register. ww, xx, yy, and zz specify a pair of 16-bit registers. The following tables show the correspondence between symbols and registers.

g, g'	Reg.	ww	Reg.	xx	Reg.	yy	Reg.	zz	Reg.
000	B	00	BC	00	BC	00	BC	00	BC
001	C	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	E	11	SP	11	SP	11	SP	11	AF
100	H								
101	L								
111	A								

NOTE: Suffixed H and L to ww,xx,yy,zz (ex.wwH,IXL) indicate upper and lower 8-bit of the 16-bit register respectively.

**(2) Bit**

b specifies a bit to be manipulated in the bit manipulation instruction. The following table shows the correspondence between b and bits.

b	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

**(3) Condition**

f specifies the condition in program control instructions. The following shows the correspondence between f and conditions.

f	Condition
000	NZ non zero
001	Z zero
010	NC non carry
011	C carry
100	PO parity odd
101	PE parity even
110	P sign plus
111	M sign minus

**(4) Restart Address**

v specifies a restart address. The following table shows the correspondence between v and restart addresses.

v	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

**(5) Flag**

The following symbols show the flag conditions.

- : not affected
- ↑ : affected
- × : undefined
- S : set to 1
- R : reset to 0
- P : parity
- V : overflow

**(6) Miscellaneous**

- ( )<sub>M</sub> : data in the memory address
- ( )<sub>I</sub> : data in the I/O address
- m or n : 8-bit data
- mn : 16-bit data
- r : 8-bit register
- R : 16-bit register
- b-( )<sub>M</sub> : a content of bit b in the memory address
- bgr : a content of bit b in the register gr
- d or j : 8-bit signed displacement
- S : source addressing mode
- D : destination addressing mode
- : AND operation
- + : OR operation
- ⊕ : EXCLUSIVE OR operation

Data Manipulation Instructions

Arithmetic and Logical Instructions (8-bit)

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
ADD	ADD A,g	10 000 g				S		D		1	4	$Ar+gr-Ar$				V	R	
	ADD A, (HL)	10 000 110					S	D		1	6	$Ar+(HL)_M-Ar$				V	R	
	ADD A,m	11 000 110	S					D		2	6	$Ar+m-Ar$				V	R	
		< m >																
	ADD A, (IX+d)	11 011 101				S		D		3	14	$Ar+(IX+d)_M-Ar$				V	R	
		10 000 110																
	< d >																	
	ADD A, (IY+d)	11 111 101				S		D		3	14	$Ar+(IY+d)_M-Ar$				V	R	
		10 000 110																
	< d >																	
ADC	ADC A,g	10 001 g				S		D		1	4	$Ar+gr+c-Ar$				V	R	
	ADC A, (HL)	10 001 110					S	D		1	6	$Ar+(HL)_M+c-Ar$				V	R	
	ADC A,m	11 001 110	S					D		2	6	$Ar+m+c-Ar$				V	R	
		< m >																
	ADC A, (IX+d)	11 011 101				S		D		3	14	$Ar+(IX+d)_M+c-Ar$				V	R	
		10 001 110																
	< d >																	
	ADC A, (IY+d)	11 111 101				S		D		3	14	$Ar+(IY+d)_M+c-Ar$				V	R	
		10 001 110																
	< d >																	
AND	AND g	10 100 g				S		D		1	4	$Ar \cdot gr-Ar$			S	P	R	R
	AND (HL)	10 100 110					S	D		1	6	$Ar \cdot (HL)_M-Ar$			S	P	R	R
	AND m	11 100 110	S					D		2	6	$Ar \cdot m-Ar$			S	P	R	R
		< m >																
	AND (IX+d)	11 011 101				S		D		3	14	$Ar \cdot (IX+d)_M-Ar$			S	P	R	R
		10 100 110																
	< d >																	
	AND (IY+d)	11 111 101				S		D		3	14	$Ar \cdot (IY+d)_M-Ar$			S	P	R	R
		10 100 110																
	< d >																	
Compare	CP g	10 111 g				S		D		1	4	$Ar-gr$				V	S	
	CP (HL)	10 111 110					S	D		1	6	$Ar-(HL)_M$				V	S	
	CP m	11 111 110	S					D		2	6	$Ar-m$				V	S	
		< m >																
	CP (IX+d)	11 011 101				S		D		3	14	$Ar-(IX+d)_M$				V	S	
		10 111 110																
	< d >																	
	CP (IY+d)	11 111 101				S		D		3	14	$Ar-(IY+d)_M$				V	S	
		10 111 110																
	< d >																	
COMPLEMENT	CPL	00 101 111						S/D		1	3	$\bar{Ar}-Ar$	.	.	S	.	S	.
DEC	DEC g	00 g 101				S/D				1	4	$gr-1-gr$				V	S	.
	DEC (HL)	00 110 101					S/D			1	10	$(HL)_M-1-(HL)_M$				V	S	.
	DEC (IX+d)	11 011 101				S/D				3	18	$(IX+d)_M-1-(IX+d)_M$				V	S	.
		00 110 101																
		< d >																
	DEC (IY+d)	11 111 101				S/D				3	18	$(IY+d)_M-1-(IY+d)_M$				V	S	.
		00 110 101																
	< d >																	
INC	INC g	00 g 100					S/D			1	4	$gr+1-gr$				V	R	.
	INC (HL)	00 110 100						S/D		1	10	$(HL)_M+1-(HL)_M$				V	R	.
	INC (IX+d)	11 011 101				S/D				3	18	$(IX+d)_M+1-(IX+d)_M$				V	R	.
		00 110 100																






















(to be continued)









Operation name	MNEMONICS	OP-code	Addressing						Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0
													S	Z	H	P/V	N	C
INC	INC (Y+d)	< d > 11 111 101 00 110 100 < d >			S/D					3	18	(Y+d) <sub>M</sub> +1→ (Y+d) <sub>M</sub>				V	R	.
MULT	MLT ww	11 101 101 01 ww1 100				S/D				2	17	wwHr × wwLr → wwR	.	.	.	.	.	.
NEGATE	NEG	11 101 101 01 000 100						S/D		2	6	0 ← Ar → Ar				V	S	
OR	OR g	10 110 g				S		D		1	4	Ar ⊕ gr → Ar			R	P	R	R
	OR (HL)	10 110 110					S	D		1	6	Ar ⊕ (HL) <sub>M</sub> → Ar			R	P	R	R
	OR m	11 110 110 < m >	S					D		2	6	Ar ⊕ m → Ar			R	P	R	R
	OR (IX+d)	11 011 101 10 110 110 < d >			S			D		3	14	Ar ⊕ (IX+d) <sub>M</sub> → Ar			R	P	R	R
	OR (Y+d)	11 111 101 10 110 110 < d >			S			D		3	14	Ar ⊕ (Y+d) <sub>M</sub> → Ar			R	P	R	R
SUB	SUB g	10 010 g				S		D		1	4	Ar − gr → Ar				V	S	
	SUB (HL)	10 010 110					S	D		1	6	Ar − (HL) <sub>M</sub> → Ar				V	S	
	SUB m	11 010 110 < m >	S					D		2	6	Ar − m → Ar				V	S	
	SUB (IX+d)	11 011 101 10 010 110 < d >			S			D		3	14	Ar − (IX+d) <sub>M</sub> → Ar				V	S	
	SUB (Y+d)	11 111 101 10 010 110 < d >			S			D		3	14	Ar − (Y+d) <sub>M</sub> → Ar				V	S	
SUBC	SBC A <sub>g</sub>	10 011 g				S		D		1	4	Ar − gr − c → Ar				V	S	
	SBC A (HL)	10 011 110					S	D		1	6	Ar − (HL) <sub>M</sub> − c → Ar				V	S	
	SBC A <sub>m</sub>	11 011 110 < m >	S					D		2	6	Ar − m − c → Ar				V	S	
	SBC A (IX+d)	11 011 101 10 011 110 < d >			S			D		3	14	Ar − (IX+d) <sub>M</sub> − c → Ar				V	S	
	SBC A (Y+d)	11 111 101 10 011 110 < d >			S			D		3	14	Ar − (Y+d) <sub>M</sub> − c → Ar				V	S	
TEST	TST g	11 101 101 00 g 100				S				2	7	Ar · gr			S	P	R	R
	TST (HL)	11 101 101 00 110 100					S			2	10	Ar · (HL) <sub>M</sub>			S	P	R	R
	TST m	11 101 101 01 100 100 < m >	S							3	9	Ar · m			S	P	R	R
XOR	XOR g	10 101 g				S		D		1	4	Ar ⊕ gr → Ar			R	P	R	R
	XOR (HL)	10 101 110					S	D		1	6	Ar ⊕ (HL) <sub>M</sub> → Ar			R	P	R	R
	XOR m	11 101 110 < m >	S					D		2	6	Ar ⊕ m → Ar			R	P	R	R
	XOR (IX+d)	11 011 101 10 101 110 < d >			S			D		3	14	Ar ⊕ (IX+d) <sub>M</sub> → Ar			R	P	R	R
	XOR (Y+d)	11 111 101 10 101 110 < d >			S			D		3	14	Ar ⊕ (Y+d) <sub>M</sub> → Ar			R	P	R	R

(to be continued)

Rotate and Shift Instructions

Operation name	MNEMONICS	OP-code	Addressing						Bytes	States	Operation	Flag								
			IMMED	EXT	IND	REG	REGI	IMP				REL	7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Rotate and Shift Data	RLA	00 010 111						S/D		1	3		.	.	R	.	R	R		
	RL g	11 001 011					S/D			2	7				R	P	R	R		
	00 010 g																			
	RL (HL)	11 001 011						S/D		2	13				R	P	R	R		
	RL (IX+d)	00 010 110																		
	11 011 101				S/D					4	19				R	P	R	R		
	11 001 011																			
	< d >																			
	00 010 110																			
	RL (IY+d)	11 111 101				S/D				4	19				R	P	R	R		
	11 001 011																			
	< d >																			
	00 010 110																			
	RLCA	00 000 111							S/D	1	3		.	.	R	.	R	R		
	RLC g	11 001 011					S/D			2	7				R	P	R	R		
	00 000 g																			
	RLC (HL)	11 001 011						S/D		2	13				R	P	R	R		
	00 000 110																			
	RLC (IX+d)	11 011 101				S/D				4	19				R	P	R	R		
	11 001 011																			
	< d >																			
	00 000 110																			
	RLC (IY+d)	11 111 101				S/D				4	19				R	P	R	R		
	11 001 011																			
	< d >																			
	00 000 110																			
	RLD	11 101 101							S/D	2	16				R	P	R	R		
	01 101 111																			
	00 011 111								S/D	1	3		.	.	R	.	R	R		
	RR g	11 001 011					S/D			2	7				R	P	R	R		
	00 011 g																			
	RR (HL)	11 001 011						S/D		2	13				R	P	R	R		
	00 011 110																			
	RR (IX+d)	11 011 101				S/D				4	19				R	P	R	R		
	11 001 011																			
	< d >																			
	00 011 110																			
	RR (IY+d)	11 111 101				S/D				4	19				R	P	R	R		
	11 001 011																			
	< d >																			
	00 011 110																			
	RRCA	00 001 111							S/D	1	3		.	.	R	.	R	R		
	RRC g	11 001 011					S/D			2	7				R	P	R	R		
	00 001 g																			
	RRC (HL)	11 001 011						S/D		2	13				R	P	R	R		
	00 001 110																			
	RRC (IX+d)	11 011 101				S/D				4	19				R	P	R	R		
	11 001 011																			
	< d >																			
	00 001 110																			
	RRC (IY+d)	11 111 101				S/D				4	19				R	P	R	R		
	11 001 011																			
	< d >																			
	00 001 110																			

(to be continued)

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
Rotate and Shift Data	RRD	11 101 101 01 100 111						S/D		2	16				R	P	R	.
	SLA g	11 001 011 00 100 g				S/D				2	7				R	P	R	
	SLA (HL)	11 001 011 00 100 110					S/D			2	13				R	P	R	
	SLA (IX+d)	11 011 101 11 001 011 < d >			S/D					4	19				R	P	R	
	SLA (IY+d)	11 111 101 11 001 011 < d >			S/D					4	19				R	P	R	
	SRA g	11 001 011 00 101 g				S/D				2	7				R	P	R	
	SRA (HL)	11 001 011 00 101 110					S/D			2	13				R	P	R	
	SRA (IX+d)	11 011 101 11 001 011 < d >			S/D					4	19				R	P	R	
	SRA (IY+d)	11 111 101 11 001 011 < d >			S/D					4	19				R	P	R	
	SRL g	11 001 011 00 111 g				S/D				2	7				R	P	R	
	SRL (HL)	11 001 011 00 111 110					S/D			2	13				R	P	R	
	SRL (IX+d)	11 011 101 11 001 011 < d >			S/D					4	19				R	P	R	
	SRL (IY+d)	11 111 101 11 001 011 < d >			S/D					4	19				R	P	R	

Bit Manipulation Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Bit Set	SET b,g	11 001 011 11 b g				S/D				2	7	1→b · gr	.	.	.	.	.	.	.	
	SET b, (HL)	11 001 011 11 b 110					S/D			2	13	1→b · (HL) <sub>M</sub>	.	.	.	.	.	.	.	
	SET b, (IX+d)	11 011 101	11 011 101			S/D				4	19	1→b · (IX+d) <sub>M</sub>	.	.	.	.	.	.	.	.
		< d >	11 001 011 11 b 110							4	19	1→b · (IX+d) <sub>M</sub>	.	.	.	.	.	.	.	.
	SET b, (IY+d)	11 111 101	11 111 101			S/D				4	19	1→b · (IY+d) <sub>M</sub>	.	.	.	.	.	.	.	.
		< d >	11 001 011 11 b 110																	
Bit Reset	RES b,g	11 001 011 10 b g				S/D				2	7	0→b · gr	.	.	.	.	.	.	.	
	RES b, (HL)	11 001 011 10 b 110					S/D			2	13	0→b · (HL) <sub>M</sub>	.	.	.	.	.	.	.	
	RES b, (IX+d)	11 011 101	11 011 101			S/D				4	19	0→b · (IX+d) <sub>M</sub>	.	.	.	.	.	.	.	.
		< d >	11 001 011 10 b 110							4	19	0→b · (IX+d) <sub>M</sub>	.	.	.	.	.	.	.	.
	RES b, (IY+d)	11 111 101	11 111 101			S/D				4	19	0→b · (IY+d) <sub>M</sub>	.	.	.	.	.	.	.	.
		< d >	11 001 011 10 b 110																	
Bit Test	BIT b,g	11 001 011 01 b g				S				2	6	$\overline{b \cdot gr} \rightarrow z$	X		S	X	R	.	.	
	BIT b, (HL)	11 001 011 01 b 110					S			2	9	$\overline{b \cdot (HL)_M} \rightarrow z$	X		S	X	R	.	.	
	BIT b, (IX+d)	11 011 101	11 011 101			S				4	15	$\overline{b \cdot (IX+d)_M} \rightarrow z$	X		S	X	R	.	.	
		< d >	11 001 011 01 b 110							4	15	$\overline{b \cdot (IX+d)_M} \rightarrow z$	X		S	X	R	.	.	
	BIT b, (IY+d)	11 111 101	11 111 101			S				4	15	$\overline{b \cdot (IY+d)_M} \rightarrow z$	X		S	X	R	.	.	
		< d >	11 001 011 01 b 110																	

Arithmetic Instructions (16-bit)

Operation name	MNEMONICS	OP-code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	$HL_R + ww_R - HL_R$	.	.	X	.	R		
	ADD IX,xx	11 011 101 00 xx1 001				S		D		2	10	$IX_R + xx_R - IX_R$	.	.	X	.	R		
	ADD IY,yy	11 111 101 00 yy1 001				S		D		2	10	$IY_R + yy_R - IY_R$	.	.	X	.	R		
ADC	ADC HL,ww	11 101 101 01 ww1 010				S		D		2	10	$HL_R + ww_R + c - HL_R$			X	V	R		
DEC	DEC ww	00 ww1 011				S/D				1	4	$ww_R - 1 - ww_R$	.	.	.	.	.	.	
	DEC IX	11 011 101 00 101 011						S/D		2	7	$IX_R - 1 - IX_R$	.	.	.	.	.	.	
	DEC IY	11 111 101 00 101 011						S/D		2	7	$IY_R - 1 - IY_R$	.	.	.	.	.	.	
INC	INC ww	00 ww0 011				S/D				1	4	$ww_R + 1 - ww_R$	.	.	.	.	.	.	
	INC IX	11 011 101 00 100 011						S/D		2	7	$IX_R + 1 - IX_R$	.	.	.	.	.	.	
	INC IY	11 111 101 00 100 011						S/D		2	7	$IY_R + 1 - IY_R$	.	.	.	.	.	.	
SBC	SBC HL,ww	11 101 101 01 ww0 010				S		D		2	10	$HL_R - ww_R - c - HL_R$			X	V	S		

(to be continued)

Data Transfer Instructions

8-Bit Load

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
Load 8-bit Data	LD A,I	11 101 101 01 010 111						S/D		2	6	I←Ar			R	IEFz	R	.
	LD A,R	11 101 101 01 011 111						S/D		2	6	R←Ar			R	IEFz	R	.
	LD A,(BC)	00 001 010						S	D	1	6	(BC) <sub>M</sub> ←Ar	.	.	.	.	.	.
	LD A,(DE)	00 011 010						S	D	1	6	(DE) <sub>M</sub> ←Ar	.	.	.	.	.	.
	LD A,(mn)	00 111 010 < n > < m >		S					D	3	12	(mn) <sub>M</sub> ←Ar	.	.	.	.	.	.
	LD IA	11 101 101 01 000 111							S/D	2	6	Ar←Ii	.	.	.	.	.	.
	LD RA	11 101 101 01 001 111							S/D	2	6	Ar←Rr	.	.	.	.	.	.
	LD (BC),A	00 000 010						D	S	1	7	Ar←(BC) <sub>M</sub>	.	.	.	.	.	.
	LD (DE),A	00 010 010						D	S	1	7	Ar←(DE) <sub>M</sub>	.	.	.	.	.	.
	LD (mn),A	00 110 010 < n > < m >		D					S	3	13	Ar←(mn) <sub>M</sub>	.	.	.	.	.	.
	LD g,g'	01 g g'					S/D			1	4	gr←gr	.	.	.	.	.	.
	LD g,(HL)	01 g 110					D	S		1	6	(HL) <sub>M</sub> ←gr	.	.	.	.	.	.
	LD g,m	00 g 110 < m >	S				D			2	6	m←gr	.	.	.	.	.	.
	LD g,(IX+d)	11 011 101 01 g 110 < d >			S	D				3	14	(IX+d) <sub>M</sub> ←gr	.	.	.	.	.	.
	LD g,(IY+d)	11 111 101 01 g 110 < d >			S	D				3	14	(IY+d) <sub>M</sub> ←gr	.	.	.	.	.	.
	LD (HL),m	00 110 110 < m >	S				D			2	9	m←(HL) <sub>M</sub>	.	.	.	.	.	.
	LD (IX+d),m	11 011 101 00 110 110 < d > < m >	S		D					4	15	m←(IX+d) <sub>M</sub>	.	.	.	.	.	.
	LD (IY+d),m	11 111 101 00 110 110 < d > < m >	S		D					4	15	m←(IY+d) <sub>M</sub>	.	.	.	.	.	.
	LD (HL),g	01 110 g					S	D		1	7	gr←(HL) <sub>M</sub>	.	.	.	.	.	.
	LD (IX+d),g	11 011 101 01 110 g < d >			D	S				3	15	gr←(IX+d) <sub>M</sub>	.	.	.	.	.	.
	LD (IY+d),g	11 111 101 01 110 g < d >			D	S				3	15	gr←(IY+d) <sub>M</sub>	.	.	.	.	.	.

16-Bit Load

Operation name	MNEMONICS	OP-code	Addressing								Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL	7				6	4	2	1	0	
										S				Z	H	P/V	N	C	
Load 16-bit Data	LD ww, mn	00 ww0 001 < n > < m >	S			D					3	9	mn←ww <sub>R</sub>	.	.	.	.	.	.
	LD IX, mn	11 011 101 00 100 001 < n > < m >	S						D		4	12	mn←IX <sub>R</sub>	.	.	.	.	.	.
	LD IY, mn	11 111 101 00 100 001 < n > < m >	S						D		4	12	mn←IY <sub>R</sub>	.	.	.	.	.	.
	LD SP, HL	11 111 001						S/D		1	4	HL←SP <sub>R</sub>	.	.	.	.	.	.	
	LD SP, IX	11 011 101 11 111 001						S/D		2	7	IX <sub>R</sub> ←SP <sub>R</sub>	.	.	.	.	.	.	
	LD SP, IY	11 111 101 11 111 001						S/D		2	7	IY <sub>R</sub> ←SP <sub>R</sub>	.	.	.	.	.	.	
	LD ww, (mn)	11 101 101 01 ww1 011 < n > < m >		S		D					4	18	(mn+1) <sub>M</sub> ←wwHr (mn) <sub>M</sub> ←wwLr	.	.	.	.	.	.
	LD HL, (mn)	00 101 010 < n > < m >		S					D		3	15	(mn+1) <sub>M</sub> ←Hr (mn) <sub>M</sub> ←Lr	.	.	.	.	.	.
	LD IX, (mn)	11 011 101 00 101 010 < n > < m >		S					D		4	18	(mn+1) <sub>M</sub> ←IXHr (mn) <sub>M</sub> ←IXLr	.	.	.	.	.	.
	LD IY, (mn)	11 111 101 00 101 010 < n > < m >		S					D		4	18	(mn+1) <sub>M</sub> ←IYHr (mn) <sub>M</sub> ←IYLr	.	.	.	.	.	.
	LD (mn), ww	11 101 101 01 ww0 011 < n > < m >			D		S				4	19	wwHr←(mn+1) <sub>M</sub> wwLr←(mn) <sub>M</sub>	.	.	.	.	.	.
	LD (mn), HL	00 100 010 < n > < m >			D				S		3	16	Hr←(mn+1) <sub>M</sub> Lr←(mn) <sub>M</sub>	.	.	.	.	.	.
	LD (mn), IX	11 011 101 00 100 010 < n > < m >			D				S		4	19	IXHr←(mn+1) <sub>M</sub> IXLr←(mn) <sub>M</sub>	.	.	.	.	.	.
	LD (mn), IY	11 111 101 00 100 010 < n > < m >			D				S		4	19	IYHr←(mn+1) <sub>M</sub> IYLr←(mn) <sub>M</sub>	.	.	.	.	.	.

(to be continued)

Block Transfer

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag										
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0					
													S	Z	H	P/V	N	C					
Block Transfer Search Data	CPD	11 101 101						S	S		2	12	Ar ← (HL) <sub>M</sub>	②	①					S	·		
		10 101 001											BC <sub>R</sub> ← 1 ← BC <sub>R</sub> HL <sub>R</sub> ← 1 ← HL <sub>R</sub>							S	·		
	CPDR	11 101 101						S	S		2	14	BC <sub>R</sub> ≠ 0 Ar ≠ (HL) <sub>M</sub>	②	①					S	·		
		10 111 001											12 BC <sub>R</sub> = 0 or Ar = (HL) <sub>M</sub> Q Ar ← (HL) <sub>M</sub> BC <sub>R</sub> ← 1 ← BC <sub>R</sub> HL <sub>R</sub> ← 1 ← HL <sub>R</sub>							S	·		
	CPI	11 101 101						S	S		2	12	Ar ← (HL) <sub>M</sub>	②	①					S	·		
		10 100 001											BC <sub>R</sub> ← 1 ← BC <sub>R</sub> HL <sub>R</sub> + 1 ← HL <sub>R</sub>				②		①		S	·	
	CPR	11 101 101						S	S		2	14	BC <sub>R</sub> ≠ 0 Ar ≠ (HL) <sub>M</sub>							S	·		
		10 110 001											12 BC <sub>R</sub> = 0 or Ar = (HL) <sub>M</sub> Q Ar ← (HL) <sub>M</sub> BC <sub>R</sub> ← 1 ← BC <sub>R</sub> HL <sub>R</sub> + 1 ← HL <sub>R</sub>							S	·		
	LDD	11 101 101						S/D			2	12	Ar = (HL) <sub>M</sub> or BC <sub>R</sub> = 0 (HL) <sub>M</sub> → (DE) <sub>M</sub>			·	·	R		R	·		
		10 101 000											BC <sub>R</sub> ← 1 ← BC <sub>R</sub> DE <sub>R</sub> ← 1 ← DE <sub>R</sub> HL <sub>R</sub> ← 1 ← HL <sub>R</sub>			·	·	R		R	·		
	LDDR	11 101 101						S/D			2	14 (BC <sub>R</sub> ≠ 0)			(HL) <sub>M</sub> → (DE) <sub>M</sub>			·	·	R	R	R	·
		10 111 000											12 (BC <sub>R</sub> = 0) Q BC <sub>R</sub> ← 1 ← BC <sub>R</sub> DE <sub>R</sub> ← 1 ← DE <sub>R</sub> HL <sub>R</sub> ← 1 ← HL <sub>R</sub>			·	·	R	R	R	·		
LDI	11 101 101						S/D			2	12	BC <sub>R</sub> = 0 (HL) <sub>M</sub> → (DE) <sub>M</sub>			·	·	R		R	·			
	10 100 000											BC <sub>R</sub> ← 1 ← BC <sub>R</sub> DE <sub>R</sub> + 1 ← DE <sub>R</sub> HL <sub>R</sub> + 1 ← HL <sub>R</sub>			·	·	R		R	·			
LDIR	11 101 101						S/D			2	14 (BC <sub>R</sub> ≠ 0)			(HL) <sub>M</sub> → (DE) <sub>M</sub>			·	·	R	R	R	·	
	10 110 000											12 (BC <sub>R</sub> = 0) Q BC <sub>R</sub> ← 1 ← BC <sub>R</sub> DE <sub>R</sub> + 1 ← DE <sub>R</sub> HL <sub>R</sub> + 1 ← HL <sub>R</sub>			·	·	R	R	R	·			

- ① P/V = 0 : BC<sub>R</sub> - 1 = 0  
P/V = 1 : BC<sub>R</sub> - 1 ≠ 0
- ② Z = 1 : Ar = (HL)<sub>M</sub>  
Z = 0 : Ar ≠ (HL)<sub>M</sub>



Stack and Exchange

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag					
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0
													S	Z	H	P/V	N	C
PUSH	PUSH zz	11 zz0 101				S		D		1	11	zzLr←(SP-2) <sub>M</sub> zzHr←(SP-1) <sub>M</sub> SP <sub>R</sub> -2←SP <sub>R</sub>	.	.	.	.	.	.
		11 011 101 11 100 101						S/D		2	14	IXLr←(SP-2) <sub>M</sub> IXHr←(SP-1) <sub>M</sub> SP <sub>R</sub> -2←SP <sub>R</sub>	.	.	.	.	.	
	PUSH IX	11 111 101 11 100 101						S/D		2	14	IYLr←(SP-2) <sub>M</sub> IYHr←(SP-1) <sub>M</sub> SP <sub>R</sub> -2←SP <sub>R</sub>	.	.	.	.	.	
	POP	POP zz	11 zz0 001				D		S		1	9	(SP+1) <sub>M</sub> ←zzHr (SP) <sub>M</sub> ←zzLr SP <sub>R</sub> +2←SP <sub>R</sub>	.	.	.	.	.
			11 011 101 11 100 001						S/D		2	12	(SP+1) <sub>M</sub> ←IXHr (SP) <sub>M</sub> ←IXLr SP <sub>R</sub> +2←SP <sub>R</sub>	.	.	.	.	.
POP IX		11 111 101 11 100 001						S/D		2	12	(SP+1) <sub>M</sub> ←IYHr (SP) <sub>M</sub> ←IYLr SP <sub>R</sub> +2←SP <sub>R</sub>	.	.	.	.	.	
Exchange		EX AF,AF' EX DE,HL EXX	00 001 000 11 101 011 11 011 001						S/D S/D S/D		1 1 1	4 3 3	AF <sub>R</sub> ←AF <sub>R</sub> ' DE <sub>R</sub> ←HL <sub>R</sub> BC <sub>R</sub> ←BC <sub>R</sub> ' DE <sub>R</sub> ←DE <sub>R</sub> ' HL <sub>R</sub> ←HL <sub>R</sub> '	.	.	.	.	.
			EX (SP),HL	11 100 011						S/D		1	16	Hr←(SP+1) <sub>M</sub> Lr←(SP) <sub>M</sub>	.	.	.	.
	EX (SP),IX			11 011 101 11 100 011						S/D		2	19	IXHr←(SP+1) <sub>M</sub> IXLr←(SP) <sub>M</sub>	.	.	.	.
		EX (SP),IY	11 111 101 11 100 011						S/D		2	19	IYHr←(SP+1) <sub>M</sub> IYLr←(SP) <sub>M</sub>	.	.	.	.	.

Program Control Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
Call	CALL mn	11 001 101 < n > < m >		D						3	16	PCHr←(SP-1) <sub>M</sub> PCLr←(SP-2) <sub>M</sub> mn←PC <sub>R</sub> SP <sub>R</sub> +2←SP <sub>R</sub>	.	.	.	.	.	.	
	CALL f, mn	11 f 100 < n > < m >		D						3	6(f : false) 16(f : true)	continue:f is false CALL mn:f is true	.	.	.	.	.	.	
Jump	DJNZ j	00 010 000 < j-2 >							D	2 2	9 (Br≠0) 7 (Br=0)	Br-1←Br continue:Br=0 PC <sub>R</sub> +j←PC <sub>R</sub> ; Br≠0	.	.	.	.	.	.	
	JP f, mn	11 f 010 < n > < m >		D						3	6 (f : false)	mn←PC <sub>R</sub> ; f is true continue:f is false	.	.	.	.	.	.	
										3	9 (f : true)								
	JP mn	11 000 011 < n > < m >		D						3	9	mn←PC <sub>R</sub>	.	.	.	.	.	.	
	JP (HL)	11 101 001							D	1	3	HL <sub>R</sub> ←PC <sub>R</sub>	.	.	.	.	.	.	
	JP (IX)	11 011 101 11 101 001							D	2	6	IX <sub>R</sub> ←PC <sub>R</sub>	.	.	.	.	.	.	
	JP (IV)	11 111 101 11 101 001							D	2	6	IV <sub>R</sub> ←PC <sub>R</sub>	.	.	.	.	.	.	
	JR j	00 011 000 < j-2 >							D	2	8	PC <sub>R</sub> +j←PC <sub>R</sub>	.	.	.	.	.	.	
	JR C, j	00 111 000 < j-2 >								D	2	6	continue: C=0	.	.	.	.	.	.
											2	8	PC <sub>R</sub> +j←PC <sub>R</sub> ; C=1	.	.	.	.	.	.
	JR NC, j	00 110 000 < j-2 >								D	2	6	continue: C=1	.	.	.	.	.	.
											2	8	PC <sub>R</sub> +j←PC <sub>R</sub> ; C=0	.	.	.	.	.	.
	JR Z, j	00 101 000 < j-2 >								D	2	6	continue: Z=0	.	.	.	.	.	.
										2	8	PC <sub>R</sub> +j←PC <sub>R</sub> ; Z=1	.	.	.	.	.	.	
JR NZ, j	00 100 000 < j-2 >								D	2	6	continue: Z=1	.	.	.	.	.	.	
										2	8	PC <sub>R</sub> +j←PC <sub>R</sub> ; Z=0	.	.	.	.	.	.	
Return	RET	11 001 001							D	1	9	(SP) <sub>M</sub> ←PCLr (SP+1) <sub>M</sub> ←PCHr SP <sub>R</sub> +2←SP <sub>R</sub>	.	.	.	.	.	.	
	RET f	11 f 000							D	1 1	5(f : false) 10(f : true)	continue:f is false RET: f is true	.	.	.	.	.	.	
	RETI	11 101 101 01 001 101							D	2	12	(SP) <sub>M</sub> ←PCLr (SP+1) <sub>M</sub> ←PCHr SP <sub>R</sub> +2←SP <sub>R</sub>	.	.	.	.	.	.	
	RETN	11 101 101 01 000 101							D	2	12	(SP) <sub>M</sub> ←PCLr (SP+1) <sub>M</sub> ←PCHr SP <sub>R</sub> +2←SP <sub>R</sub> IEF <sub>2</sub> ←IEF <sub>1</sub>	.	.	.	.	.	.	

(to be continued)

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0	
Restart	RST v	11 v 111							D		1	11	PCHr ← (SP - 1) <sub>M</sub> PCLr ← (SP - 2) <sub>M</sub> 0 → PCHr v → PCLr SP <sub>R</sub> - 2 → SP <sub>R</sub>	.	.	.	.	.	.

I/O Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0		
INPUT	IN A,(m)	11 011 011 < m >							D	S	2	9	(Am) ← Ar m ← A <sub>0</sub> - A <sub>7</sub> Ar ← A <sub>8</sub> - A <sub>15</sub>	.	.	.	.	.	.	
	IN g,(C)	11 101 101 01 g 000							D	S	2	9	(BC) ← gr g = 110: Only the flags will change. Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>			R	P	R	.	
	INO g,(m)	11 101 101 00 g 000 < m >							D	S	3	12	(OOm) ← gr g = 110: Only the flags will change. m ← A <sub>0</sub> - A <sub>7</sub> OO ← A <sub>8</sub> - A <sub>15</sub>			R	P	R	.	
	IND	11 101 101 10 101 010								D	S	2	12	(BC) ← (HL) <sub>M</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Br ← 1 → Br Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>	X		X	X		X
	INDR	11 101 101 10 111 010								D	S	2	14 (Br ≠ 0) 12 (Br = 0)	Q: (BC) ← (HL) <sub>M</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Br ← 1 → Br Repeat Q until Br = 0 Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>	X	S	X	X		X
	INI	11 101 101 10 100 010								D	S	2	12	(BC) ← (HL) <sub>M</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Br ← 1 → Br Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>	X		X	X		X
	INIR	11 101 101 10 110 010								D	S	2	14 (Br ≠ 0) 12 (Br = 0)	Q: (BC) ← (HL) <sub>M</sub> HL <sub>R</sub> + 1 → HL <sub>R</sub> Br ← 1 → Br Repeat Q until Br = 0 Cr ← A <sub>0</sub> - A <sub>7</sub> Br ← A <sub>8</sub> - A <sub>15</sub>	X	S	X	X		X

(to be continued)

- ③ Z = 1 : Br - 1 = 0  
Z = 0 : Br - 1 ≠ 0
- ④ N = 1 : MSB of Data = 1  
N = 0 : MSB of Data = 0

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
OUTPUT	OUT (m),A	11 010 011 < m >						S	D	2	10	A <sub>r</sub> →(A <sub>m</sub> ) m→A <sub>0</sub> ~A <sub>7</sub> A <sub>r</sub> →A <sub>8</sub> ~A <sub>15</sub>	.	.	.	.	.	.		
	OUT (C),g	11 101 101 01 g 001					S		D	2	10	g <sub>r</sub> →(BC) C <sub>r</sub> →A <sub>0</sub> ~A <sub>7</sub> B <sub>r</sub> →A <sub>8</sub> ~A <sub>15</sub>	.	.	.	.	.	.		
	OUTO (m),g	11 101 101 00 g 001 < m >					S		D	3	13	g <sub>r</sub> →(OOm) m→A <sub>0</sub> ~A <sub>7</sub> OO→A <sub>8</sub> ~A <sub>15</sub>	.	.	.	.	.	.		
	OTDM	11 101 101 10 001 011						S		D	2	14	(HL) <sub>M</sub> →(OOC) <sub>H</sub> HL <sub>R</sub> +1→HL <sub>R</sub> C <sub>r</sub> +1→C <sub>r</sub> B <sub>r</sub> +1→B <sub>r</sub> C <sub>r</sub> →A <sub>0</sub> ~A <sub>7</sub> OO→A <sub>8</sub> ~A <sub>15</sub>	③			④			
	OTDMR	11 101 101 10 011 011							S		D	2	18(B <sub>r</sub> ≠0) 14(B <sub>r</sub> =0)	(HL) <sub>M</sub> →(OOC) <sub>H</sub> Q HL <sub>R</sub> +1→HL <sub>R</sub> C <sub>r</sub> +1→C <sub>r</sub> B <sub>r</sub> +1→B <sub>r</sub> Repeat Q until B <sub>r</sub> =0 C <sub>r</sub> →A <sub>0</sub> ~A <sub>7</sub> OO→A <sub>8</sub> ~A <sub>15</sub>	R	S	R	S		R
																			④	
	OTDR	11 101 101 10 111 011							S		D	2	14(B <sub>r</sub> ≠0) 12(B <sub>r</sub> =0)	(HL) <sub>M</sub> →(BC) <sub>H</sub> Q HL <sub>R</sub> +1→HL <sub>R</sub> B <sub>r</sub> +1→B <sub>r</sub> Repeat Q until B <sub>r</sub> =0 C <sub>r</sub> →A <sub>0</sub> ~A <sub>7</sub> B <sub>r</sub> →A <sub>8</sub> ~A <sub>15</sub>	X	S	X	X		X
OUTI	11 101 101 10 100 011							S		D	2	12	(HL) <sub>M</sub> →(BC) <sub>H</sub> HL <sub>R</sub> +1→HL <sub>R</sub> B <sub>r</sub> +1→B <sub>r</sub> C <sub>r</sub> →A <sub>0</sub> ~A <sub>7</sub> B <sub>r</sub> →A <sub>8</sub> ~A <sub>15</sub>	X	③	X	X		X	
OTR	11 101 101 10 110 011							S		D	2	14(B <sub>r</sub> ≠0) 12(B <sub>r</sub> =0)	(HL) <sub>M</sub> →(BC) <sub>H</sub> Q HL <sub>R</sub> +1→HL <sub>R</sub> B <sub>r</sub> +1→B <sub>r</sub> Repeat Q until B <sub>r</sub> =0 C <sub>r</sub> →A <sub>0</sub> ~A <sub>7</sub> B <sub>r</sub> →A <sub>8</sub> ~A <sub>15</sub>	X	S	X	X		X	
TSTIO m	11 101 101 01 110 100 < m >		S						S	3	12	(OOC) <sub>H</sub> ·m C <sub>r</sub> →A <sub>0</sub> ~A <sub>7</sub> OO→A <sub>8</sub> ~A <sub>15</sub>			S	P	R	R		

(to be continued)

- ③ Z=1: B<sub>r</sub>-1=0  
Z=0: B<sub>r</sub>-1≠0
- ④ N=1: MSB of Data=1  
N=0: MSB of Data=0

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag						
			IMMED	EXT	IND	REG	REGI	IMP	IO				7	6	4	2	1	0	
													S	Z	H	P/V	N	C	
OUTPUT	OTIM	11 101 101 10 000 011						S		D	2	14	(HL) <sub>M</sub> ←(OOC) HL <sub>R</sub> +1←HL <sub>R</sub> Cr+1←Cr Br-1←Br Cr←A <sub>0</sub> ←A <sub>7</sub> OO←A <sub>8</sub> ←A <sub>15</sub>	ⓐ	ⓑ				
	OTIMR	11 101 101 10 010 011						S		D	2	16(Br≠0) 14(Br=0)	(HL) <sub>M</sub> ←(OOC) <sub>H</sub> Q HL <sub>R</sub> +1←HL <sub>R</sub> Cr+1←Cr Br-1←Br Repeat Q until Br=0 Cr←A <sub>0</sub> ←A <sub>7</sub> OO←A <sub>8</sub> ←A <sub>15</sub>			ⓑ			
	OUTD	11 101 101 10 101 011						S		D	2	12	(HL) <sub>M</sub> ←(BC) <sub>H</sub> HL <sub>R</sub> +1←HL <sub>R</sub> Br-1←Br Cr←A <sub>0</sub> ←A <sub>7</sub> Br←A <sub>8</sub> ←A <sub>15</sub>		ⓐ		ⓑ		X

ⓐ Z=1 : Br-1=0  
Z=0 : Br-1≠0  
ⓑ N=1 : MSB of Data=1  
N=0 : MSB of Data=0

Special Control Instructions

Operation name	MNEMONICS	OP-code	Addressing							Bytes	States	Operation	Flag							
			IMMED	EXT	IND	REG	REGI	IMP	REL				7	6	4	2	1	0		
													S	Z	H	P/V	N	C		
Special Function	DAA	00 100 111							S/D		1	4	Decimal Adjust Accumulator				P	.		
Carry Control	CCF	00 111 111									1	3	$\bar{c}$ ←c	.	.	R	.	R		
	SCF	00 110 111									1	3	1←c	.	.	R	.	R	S	
CPU Control	DI	11 110 011									1	3	0←IEF <sub>1</sub> , 0←IEF <sub>2</sub> ⓐ	.	.	.	.	.	.	
	EI	11 111 011									1	3	1←IEF <sub>1</sub> , 1←IEF <sub>2</sub> ⓐ	.	.	.	.	.	.	
	HALT	01 110 110									1	3	CPU halted	.	.	.	.	.	.	
	IM 0	IM 0	11 101 101									2	6	Interrupt mode 0	.	.	.	.	.	.
			01 000 110												.	.	.	.	.	.
	IM 1	IM 1	11 101 101									2	6	Interrupt mode 1	.	.	.	.	.	.
			01 010 110												.	.	.	.	.	.
	IM 2	IM 2	11 101 101									2	6	Interrupt mode 2	.	.	.	.	.	.
			01 011 110												.	.	.	.	.	.
	NOP	00 000 000										1	3	No operation	.	.	.	.	.	.
SLP	11 101 101 01 110 110										2	8	Sleep	.	.	.	.	.	.	

ⓐ Interrupts are not sampled at the end of DI or EI.

## 20 INSTRUCTION SUMMARY IN ALPHABETICAL ORDER

MNEMONICS	Bytes	Machine Cycles	States
ADC A,m	2	2	6
ADC A,g	1	2	4
ADC A, (HL)	1	2	6
ADC A, (IX+d)	3	6	14
ADC A, (IY+d)	3	6	14
ADD A,m	2	2	6
ADD A,g	1	2	4
ADD A, (HL)	1	2	6
ADD A, (IX+d)	3	6	14
ADD A, (IY+d)	3	6	14
ADC HL,ww	2	6	10
ADD HL,ww	1	5	7
ADD IX,xx	2	6	10
ADD IY,yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, (IX+d)	4	5	15
BIT b, (IY+d)	4	5	15
BIT b,g	2	2	6
CALL f,mn	3	2	6
			(if condition is false)
	3	6	16
			(if condition is true)

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$ )
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$ )
CP (HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$ )
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$ )
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
DJNZ j	2	5	9 (If Br≠0)
	2	3	7 (If Br=0)
EI	1	1	3
EX AF,AF'	1	2	4
EX DE,HL	1	1	3
EX (SP),HL	1	6	16
EX (SP),IX	2	7	19
EX (SP),IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A,(m)	2	3	9
IN g,(C)	2	3	9
INI	2	4	12
INIR	2	6	14 (If Br≠0)
	2	4	12 (If Br=0)
IND	2	4	12
INDR	2	6	14 (If Br≠0)

(to be continued)



MNEMONICS	Bytes	Machine Cycles	States
INDR	2	4	12 (If Br=0)
INO g,(m)	3	4	12
JP f,mn	3	2	6
			(If f is false)
	3	3	9
			(If f is true)
JP (HL)	1	1	3
JP (IX)	2	2	6
JP (IY)	2	2	6
JP mn	3	3	9
JR j	2	4	8
JR C,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NC,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR Z,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)
JR NZ,j	2	2	6
			(If condition is false)
	2	4	8
			(If condition is true)

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
LD A, (BC)	1	2	6
LD A, (DE)	1	2	6
LD A,I	2	2	6
LD A, (mn)	3	4	12
LD A,R	2	2	6
LD (BC),A	1	3	7
LDD	2	4	12
LD (DE),A	1	3	7
LD ww,mn	3	3	9
LD ww,(mn)	4	6	18
LDDR	2	6	14 (if $BC_R \neq 0$ )
	2	4	12 (if $BC_R = 0$ )
LD (HL),m	2	3	9
LD HL,(mn)	3	5	15
LD (HL),g	1	3	7
LDI	2	4	12
LD I,A	2	2	6
LDIR	2	6	14 (if $BC_R \neq 0$ )
	2	4	12 (if $BC_R = 0$ )
LD IX,mn	4	4	12
LD IX,(mn)	4	6	18
LD (IX+d),m	4	5	15
LD (IX+d),g	3	7	15
LD IY,mn	4	4	12
LD IY,(mn)	4	6	18
LD (IY+d),m	4	5	15
LD (IY+d),g	3	7	15

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
LD (mn),A	3	5	13
LD (mn),ww	4	7	19
LD (mn),HL	3	6	16
LD (mn),IX	4	7	19
LD (mn),IY	4	7	19
LD R,A	2	2	6
LD g,(HL)	1	2	6
LD g,(IX+d)	3	6	14
LD g,(IY+d)	3	6	14
LD g,m	2	2	6
LD g,g'	1	2	4
LD SP,HL	1	2	4
LD SP,IX	2	3	7
LD SP,IY	2	3	7
MLT ww	2	13	17
NEG	2	2	6
NOP	1	1	3
OR (HL)	1	2	6
OR (IX+d)	3	6	14
OR (IY+d)	3	6	14
OR m	2	2	6
OR g	1	2	4
OTDM	2	6	14
OTDMR	2	8	16 (if Br≠0)
	2	6	14 (if Br=0)
OTDR	2	6	14 (if Br≠0)
	2	4	12 (if Br=0)

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
OTIM	2	6	14
OTIMR	2	8	16 (if Br≠0)
	2	6	14 (if Br=0)
OTIR	2	6	14 (if Br≠0)
	2	4	12 (if Br=0)
OUTD	2	4	12
OUTI	2	4	12
OUT (m),A	2	4	10
OUT (C),g	2	4	10
OUTO (m),g	3	5	13
POP IX	2	4	12
POP IY	2	4	12
POP zz	1	3	9
PUSH IX	2	6	14
PUSH IY	2	6	14
PUSH zz	1	5	11
RES b,(HL)	2	5	13
RES b,(IX+d)	4	7	19
RES b,(IY+d)	4	7	19
RES b,g	2	3	7
RET	1	3	9
RET f	1	3	5
			(if condition is false)
	1	4	10
			(if condition is true)
RETI	2	4	12
RETN	2	4	12

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
RLA	1	1	3
RLCA	1	1	3
RLC (HL)	2	5	13
RLC (IX+d)	4	7	19
RLC (IY+d)	4	7	19
RLC g	2	3	7
RLD	2	8	16
RL (HL)	2	5	13
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A,(HL)	1	2	6
SBC A,(IX+d)	3	6	14
SBC A,(IY+d)	3	6	14
SBC A,m	2	2	6

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
SBC A,g	1	2	4
SBC HL,ww	2	6	10
SCF	1	1	3
SET b,(HL)	2	5	13
SET b,(IX+d)	4	7	19
SET b,(IY+d)	4	7	19
SET b,g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (HL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7

(to be continued)

MNEMONICS	Bytes	Machine Cycles	States
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4

21 OP-CODE MAP

Table 18 1st op-code map  
Instruction format : xx

LO	ww (LO=ALL)				g (LO=0~7)								L0=0~7					
	BC	DE	HL	SP	B	D	H	D	H	(HL)	1000	1001	1010	1011	1100	1101	1110	1111
B	0000	0	NOP	DJNZ	JR NZ	JR NC	J											
C	0001	1	LD	ww, mn						NOTE1)								
D	0010	2	LD (ww), A	LD (mn)	LD (mn)													
E	0011	3	INC	ww						LD g, s								
H	0100	4	INC	g														
L	0101	5	DEC	g														
(HL)	0110	6	LD	g, m						HALT								
A	0111	7	RLCA	RLA	DAA	SCF												
B	1000	8	EXAF	JR J	JR Z	JR C												
G	1001	9	ADD	HL, ww														
D	1010	A	LD A, (ww)	LD HL, LD A, (mn)														
E	1011	B	DEC	ww						LD g, s								
H	1100	C	INC	g														
L	1101	D	DEC	g														
(HL)	1110	E	LD	g, m														
A	1111	F	RRCA	RRA	CPL	CCF												
		0	1	2	3	4	5	6	7		8	9	A	B				
		C	E	L	A	C	E	L	A									

L0=0~7				L0=8~F			
BC	DE	HL	AF	C	D	E	F
POP	zz						
JR mn	OUT (mn)	EX (SP)	DI				
CALL	f, mn						
PUSH	zz						
ADD A, mn	SUB mn	AND mn	OR mn				
		RST v					
RET	EXX	JP (HL)	LD SP, HL				
		JP f, mn					
		IN A, (mn)	EXCH	HL	EI		
		CALL f, mn					
		CALL mn	NOTE3)	Table3	NOTE3)		
		ADC A, mn	SBC A, mn	XOR mn	CP mn		
			RST v				
		C	D	E	F		
		Z	C	PE	M		
		08H	18H	28H	38H		

NOTE1) (HL) replaces g.  
 2) (HL) replaces s.  
 3) If DDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 18, the instructions are executed replacing HL with IX and (HL) with (IX+d).  
 ex. DDH 22H : LD (mn), HL  
 DDH 22H : LD (mn), IX  
 If FDH is supplemented as 1st op-code for the instructions which have HL or (HL) as an operand in Table 18, the instructions are executed replacing HL with IY and (HL) with (IY+d).  
 ex. 34H : INC (HL)  
 FDH 34H : INC (IY+d)  
 However, JP (HL) and EX DE, HL are exception and note the followings.  
 If DDH is supplemented as 1st op-code for JP (HL), (IX) replaces (HL) as operand and JP (IX) is executed.  
 If FDH is supplemented as 1st op-code for JP (HL), (IX) replaces (HL) as operand and JP (IY) is executed.  
 Even if DDH or FDH is supplemented as 1st op-code for EX DE, HL, HL is not replaced and the instruction is regarded as illegal instruction.





Table 19 2nd op-code map  
Instruction format : CB XX

		b (LO=0~7)																	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
(H = ALL) or	B	0000	0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	C	0001	1																
	D	0010	2																
	E	0011	3																
	H	0100	4	RLC g	RL g	SLA g													
	L	0101	5																
	(HL)	0110	6	NOTE1)	NOTE1)	NOTE1)													
	A	0111	7																
	B	1000	8																
	C	1001	9																
	D	1010	A																
	E	1011	B																
	H	1100	C	RRC g	RR g	SRA g	SRL g												
	L	1101	D																
	(HL)	1110	E	NOTE1)	NOTE1)	NOTE1)	NOTE1)												
	A	1111	F																
			0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
			b (LO=0~7)																
			0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
			b (LO=8~F)																
			0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	

NOTE1) If DDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 19, the instructions are executed replacing (HL) with (IX+d).  
If FDH is supplemented as 1st op-code for the instructions which have (HL) as operand in Table 19, the instructions are executed replacing (HL) with (IY+d).

Table 20 2nd op-code map  
Instruction format : ED XX

LO	HI	g (LO=0~7)				ww (LO=ALL)											
		B	D	H		BC	DE	HL	SP								
0000	0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0001	1	IN0 g, (m)				IN g, (C)				8	9	A	B	C	D	E	F
0010	2	OUT0 (m), g				OUT (C), g						LDI	LDIR				
0011	3					SBC HL, ww						CPI	CPDR				
0100	4	TST g	TST HL	TST (m)	TST m	NEG		TST m	TST0 m	OTIM	OTIMR	OUTI	OTIR				
0101	5					RETN											
0110	6					IM 0	IM 1	SLP									
0111	7					LDIA	LDAI	RRD									
1000	8	IN0 g, (m)				IN g, (C)						LDD	LDDR				
1001	9	OUT0 (m), g				OUT (C), g						CPD	CPDR				
1010	A					ADC HL, ww						IND	INDR				
1011	B					LD ww, (mm)				OTDM	OTDMR	OUTD	OTDR				
1100	C	TST g				MLT ww											
1101	D					RETI											
1110	E					IM 2											
1111	F	LDRA	LDAR	RLD													
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
		C	E	L	A	C	E	L	A								
		g (LO=8~F)															

22| BUS AND CONTROL SIGNAL CONDITION IN EACH MACHINE CYCLE

\* (ADDRESS) : invalid  
 Z (DATA) : high impedance.

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
ADD HL,ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>5</sub>	TiTITiTi	*	Z	1	1	1	1	1	1	1
ADD IX,xx ADD IY,yy	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>6</sub>	TiTITiTi	*	Z	1	1	1	1	1	1	1
ADC HL,ww SBC HL,ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>6</sub>	TiTITiTi	*	Z	1	1	1	1	1	1	1
ADD A,g ADC A,g SUB g SBC A,g AND g OR g XOR g CP g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m AND m OR m XOR m CP m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL) OR (HL) XOR (HL) CP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d) ADC A, (IX+d) ADC A, (IY+d) SUB (IX+d) SUB (IY+d) SBC A, (IX+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LR}$	$\overline{HALT}$	ST
SBC A, (Y+d) AND (X+d) AND (Y+d) OR (X+d) OR (Y+d) XOR (X+d) XOR (Y+d) CP (X+d) CP (Y+d)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub> <sup>^</sup>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d Y+d	DATA	0	1	0	1	1	1	1
BIT b,g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
BIT b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
BIT b, (IX+d) BIT b, (Y+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d Y+d	DATA	0	1	0	1	1	1	1
CALL mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn (if condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
CALL f,mn (If condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
CCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPI CPD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPIR CPDR (If BC <sub>R</sub> ≠0 and Ar≠(HL) <sub>M</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPIR CPDR (If BC <sub>R</sub> =0 or Ar=(HL) <sub>M</sub> )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>6</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
CPL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DAA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
DI	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
DJNZ j (If Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti *1	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	TiTi	*	Z	1	1	1	1	1	1	1
DJNZ j (If Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti *1	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
EI	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
EX (SP), HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	H	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	L	1	0	0	1	1	1	1
EX (SP),IX EX (SP),IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	Ti	*	Z	1	1	1	1	1	1	1

\*1 DMA, REFRESH, or BUS RELEASE cannot be executed after this state. (Request is ignored)

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
EX (SP), IX EX (SP), IY	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	—	—	Next op-code Address	Next op-code	0	1	0	1	0	0	0
IM 0 IM 1 IM 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INC g DEC g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
INC (HL) DEC (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
INC (IX+d) INC (IY+d) DEC (IX+d) DEC (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>7</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
INC ww DEC ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
INC IX INC IY DEC IX DEC IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{ME}}$	$\overline{\text{IOE}}$	$\overline{\text{LIR}}$	$\overline{\text{HALT}}$	ST
IN A,(m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> A to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
IN g,(C)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
INO g,(m)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> 00H to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
INI IND	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
INIR INDR (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
	MC <sub>5</sub> ~MC <sub>6</sub>	TiTi		Z	1	1	1	1	1	1	1
INIR INDR (if Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	0	1	1	0	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
JP mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn (if f is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
JP f,mn (if f is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IX) JP (IY)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
JR j	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	TiTi	*	Z	1	1	1	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (if condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j (if condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	j-2	0	1	0	1	1	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	TiTi	*	Z	1	1	1	1	1	1	1
LD g,g'	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
LD g,m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
LD g, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
LD g, (IX+d) LD g, (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	LD (HL),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1
MC <sub>2</sub>		Ti	*	Z	1	1	1	1	1	1	1
MC <sub>3</sub>		T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	g	1	0	0	1	1	1	1
LD (IX+d),g LD (IY+d),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub> ~MC <sub>5</sub>	TiTiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	g	1	0	0	1	1	1	1
LD (HL),m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
LD (IX+d),m LD (IY+d),m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIF}$	$\overline{HALT}$	ST
LD A, (BC) LD A, (DE)	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	DATA	0	1	0	1	1	1	1
LD A,(mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
LD (BC),A LD (DE),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC DE	A	1	0	0	1	1	1	1
LD (mn),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	A	1	0	0	1	1	1	1
LD A,I LD A,R LD I,A LD R,A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD ww, mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
LD IX,mn LD IY,mn	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
LD HL, (mn)	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD ww,(mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD IX,(mn) LD IY,(mn)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	DATA	0	1	0	1	1	1	1
LD (mn),HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	.	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	L	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	H	1	0	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
LD (mn),ww	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	wwL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	wwH	1	0	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	n	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd operand Address	m	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn	IXL IYL	1	0	0	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
LD SP,IX LD SP,IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
LDI LDD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	HALT	ST
LDIR LDDR (if $BC_R \neq 0$ )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1
	MC <sub>5</sub> ~MC <sub>6</sub>	TiTi	*	Z	1	1	1	1	1	1	1
LDIR LDDR (if $BC_R = 0$ )	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	DE	DATA	1	0	0	1	1	1	1
MLT wv	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>13</sub>	TiTiTiTi TiTiTiTi TiTiTi	*	Z	1	1	1	1	1	1	1
NEG	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
NOP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (m),A	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> A to A <sub>8</sub> ~A <sub>15</sub>	A	1	0	1	0	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	R $\overline{D}$	WR	$\overline{M\overline{E}}$	$\overline{IO\overline{E}}$	$\overline{LIR}$	$\overline{HALT}$	ST
OUT (C),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	g	1	0	1	0	1	1	1
OUTO (m),g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	m to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	g	1	0	1	0	1	1	1
OTIM OTDM	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
OTIMR OTDMR (if Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub> ~MC <sub>1</sub>	T <sub>i</sub> T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	HALT	ST
OTIMR OTDMR (If Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> OOH to A <sub>8</sub> ~A <sub>15</sub>	DATA	1	0	1	0	1	1	1
	MC <sub>6</sub>	Ti	*	Z	1	1	1	1	1	1	1
OUTI OUTD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
OTIR OTDR (If Br≠0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
	MC <sub>5</sub> ~MC <sub>6</sub>	TiTi	*	Z	1	1	1	1	1	1	1
OTIR OTDR (If Br=0)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	BC	DATA	1	0	1	0	1	1	1
POP zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
POP IX POP IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0

(to be continued)



Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
POP IX POP IY	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
PUSH zz	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	zzH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	zzL	1	0	0	1	1	1	1
PUSH IX PUSH IY	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub> ~MC <sub>4</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	IXL IYL	1	0	0	1	1	1	1
RET	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
RET f (If condition is false)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
RET f (If condition is true)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
RETI RETN	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
RETI RETN	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP+1	DATA	0	1	0	1	1	1	1
RLCA RLA RRCA RRA	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC g RL g RRC g RR g SLA g SRA g SRL g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
RLC (HL) RL (HL) RRC (HL) RR (HL) SLA (HL) SRA (HL) SRL (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
RLC (IX+d) RLC (IY+d) RL (IX+d) RL (IY+d) RRC (IX+d) RRC (IY+d) RR (IX+d) RR (IY+d) SLA (IX+d) SLA (IY+d) SRA (IX+d) SRA (IY+d) SRL (IX+d) SRL (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1
RLD RRD	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
RLD RRD	MC <sub>4</sub> ~MC <sub>7</sub>	TiTITiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>8</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
RST v	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	TiTi	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
SCF	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SET b,g RES b,g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	Ti	*	Z	1	1	1	1	1	1	1
SET b, (HL) RES b, (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1
	MC <sub>4</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	1	0	0	1	1	1	1
SET b, (IX+d) SET b, (IY+d) RES b, (IX+d) RES b, (IY+d)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	d	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	Ti	*	Z	1	1	1	1	1	1	1
	MC <sub>7</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	IX+d IY+d	DATA	1	0	0	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
SLP	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	—	—	7FFFFH	Z	1	1	1	1	1	0	1
TSTIO m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	C to A <sub>0</sub> ~A <sub>7</sub> 00H to A <sub>8</sub> ~A <sub>15</sub>	DATA	0	1	1	0	1	1	1
TST g	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
TST m	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st operand Address	m	0	1	0	1	1	1	1
TST (HL)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC <sub>3</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	HL	DATA	0	1	0	1	1	1	1

INTERRUPT

$\overline{NMI}$	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	Next op-code Address (PC)		0	1	0	1	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 0 (RST INSERTED)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>w</sub> T <sub>w</sub> T <sub>3</sub>	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC <sub>2</sub> ~MC <sub>3</sub>	T <sub>i</sub> T <sub>i</sub>	*	Z	1	1	1	1	1	1	1

(to be continued)

Instruction	Machine Cycle	States	ADDRESS	DATA	$\overline{RD}$	$\overline{WR}$	$\overline{ME}$	$\overline{IOE}$	$\overline{LIR}$	$\overline{HALT}$	ST
$\overline{INT_0}$ MODE 0 (RST INSERTED)	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 0 (CALL INSERTED)	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>WT</sub> <sub>3</sub>	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC	n	0	1	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	PC+1	m	0	1	0	1	1	1	1
	MC <sub>4</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PC+2(H)	1	0	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PC+2(L)	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 1	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>WT</sub> <sub>3</sub>	Next op-code Address (PC)		1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
$\overline{INT_0}$ MODE 2	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>WT</sub> <sub>3</sub>	Next op-code Address (PC)	Vector	1	1	1	0	0	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector+1	DATA	0	1	0	1	1	1	1
$\overline{INT_1}$ $\overline{INT_2}$ Internal Interrupts	MC <sub>1</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>W</sub> T <sub>WT</sub> <sub>3</sub>	Next op-code Address (PC)		1	1	1	1	1	1	0
	MC <sub>2</sub>	T <sub>i</sub>	*	Z	1	1	1	1	1	1	1
	MC <sub>3</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-1	PCH	1	0	0	1	1	1	1
	MC <sub>4</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	SP-2	PCL	1	0	0	1	1	1	1
	MC <sub>5</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector	DATA	0	1	0	1	1	1	1
	MC <sub>6</sub>	T <sub>1</sub> T <sub>2</sub> T <sub>3</sub>	I, Vector+1	DATA	0	1	0	1	1	1	1

23 REQUEST ACCEPTANCES IN EACH OPERATING MODE

Request	Current Status	Normal Operation (CPU mode) (I/O STOP mode)	WAIT State	Refresh Cycle	Interrupt Acknowledge Cycle	DMA Cycle	BUS RELEASE mode	SLEEP mode	SYSTEM STOP mode
<u>WAIT</u>	Acceptable	Acceptable	Acceptable	Not acceptable	Acceptable	Acceptable	Not acceptable	Not acceptable	Not acceptable
Refresh Request (Request of Refresh by the on-chip Refresh Controller)	Refresh cycle begins at the end of MC.	Refresh cycle begins at the end of MC.	Not acceptable	Not acceptable	Refresh cycle begins at the end of MC.	Refresh cycle begins at the end of MC.	Not acceptable	Not acceptable	Not acceptable
DREQ <sub>0</sub> DREQ <sub>1</sub>	DMA cycle begins at the end of MC.	DMA cycle begins at the end of MC.	DMA cycle begins at the end of MC.	Acceptable • Refresh cycle precedes DMA cycle begins at the end of one MC.	Acceptable DMA cycle begins at the end of MC.	Acceptable Refer to "2.9 DMA Controller" for details.	Acceptable • After BUS RELEASE cycle, DMA cycle begins at the end of one MC.	Not acceptable	Not acceptable
<u>BUSREQ</u>	Bus is released at the end of MC.	Bus is released at the end of MC.	Not acceptable	Not acceptable	Bus is released at the end of MC.	Bus is released at the end of MC.	Continue BUS RELEASE mode.	Acceptable	Acceptable
Interrupt	Accepted after executing the current instruction.	Accepted after executing the current instruction.	Accepted after executing the current instruction	Not acceptable	Not acceptable	Not acceptable	Not acceptable	Acceptable Return from SLEEP mode to normal operation.	Acceptable Return from SYSTEM STOP mode to normal operation.
Internal I/O Interrupt	↑	↑	↑	↑	↑	↑	↑	↑	Not acceptable
NMI	↑	↑	↑	↑	Not acceptable Interrupt acknowledge cycle precedes. NMI is accepted after executing the next instruction.	Acceptable DMA cycle stops.	↑	↑	Acceptable Return from SYSTEM STOP mode to normal operation.

NOTE) \* : not acceptable when DMA Request is in level sense.

↑ : same as the above

MC : Machine Cycle

**24 REQUEST PRIORITY**

The HD64180 has the following three types of requests.

**Type 1.**

To be accepted in specified state. . . . . WAIT

**Type 2.**

To be accepted in each machine cycle. . . . . Refresh Req.  
DMA Req.  
Bus Req.



**Type 3.**

To be accepted in each instruction. . . . . Interrupt Req.

Type 1, Type 2, and Type 3 requests priority is shown as follows.  
highest priority Type 1 > Type 2 > Type 3 lowest priority  
Each request priority in Type 2 is shown as follows.  
highest priority Bus Req. > Refresh Req. > DMA Req. lowest priority

(NOTE) If Bus Req. and Refresh Req. occurs simultaneously, Bus Req. is accepted but Refresh Req. is cleared.  
Refer to "2.7 Interrupts" for each request priority in Type 3.

**25 OPERATION MODE TRANSITION**



- NOTE) \*1 NORMAL: CPU executes instructions normally in NORMAL mode.  
 \*2 DMA request: DMA is requested in the following cases.  
 (1) DREQ<sub>0</sub>, DREQ<sub>1</sub> = 0 (memory ↔ (memory mapped) I/O DMA transfer)  
 (2) DEO = 1 (memory ↔ memory DMA transfer)  
 \*3 DMA end: DMA ends in the following cases.  
 (1) DREQ<sub>0</sub>, DREQ<sub>1</sub> = 1 (memory ↔ (memory mapped) I/O DMA transfer)  
 (2) BCRO, BCR1 = 0000H (all DMA transfers)  
 (3) NMI = 0 (all DMA transfers)

**Other operation mode transitions**

The following operation mode transitions are also possible.

- HALT ↔ { DMA, REFRESH, BUS RELEASE }
- IOSTOP ↔ { DMA, REFRESH, BUS RELEASE }
- SLEEP ↔ BUS RELEASE
- SYSTEM STOP ↔ BUS RELEASE

**26 STATUS SIGNALS**

The following table shows pin outputs in each operating mode.

Mode		$\overline{\text{LIR}}$	$\overline{\text{ME}}$	$\overline{\text{IOE}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	$\overline{\text{REF}}$	$\overline{\text{HALT}}$	$\overline{\text{BUSACK}}$	ST	Address BUS	Data BUS
CPU operation	Op-code Fetch (1st op-code)	0	0	1	0	1	1	1	1	0	A	IN
	Op-code Fetch (except 1st op-code)	0	0	1	0	1	1	1	1	1	A	IN
	Memory Read	1	0	1	0	1	1	1	1	1	A	IN
	Memory Write	1	0	1	1	0	1	1	1	1	A	OUT
	I/O Read	1	1	0	0	1	1	1	1	1	A	IN
	I/O Write	1	1	0	1	0	1	1	1	1	A	OUT
	Internal Operation	1	1	1	1	1	1	1	1	1	A	IN
Refresh		1	0	1	1	1	0	1	1	*	A	IN
Interrupt Acknowledge Cycle (1st machine cycle)	$\overline{\text{NMI}}$	0	0	1	0	1	1	1	1	0	A	IN
	$\overline{\text{INT}}_0$	0	1	0	1	1	1	1	1	0	A	IN
	$\overline{\text{INT}}_1, \overline{\text{INT}}_2$ & Internal Interrupts	1	1	1	1	1	1	1	1	0	A	IN
BUS RELEASE		1	Z	Z	Z	Z	1	1	0	*	Z	IN
HALT		0	0	1	0	1	1	0	1	0	A	IN
SLEEP		1	1	1	1	1	1	0	1	1	1	IN
Internal DMA	Memory Read	1	0	1	0	1	1	1	1	0	A	IN
	Memory Write	1	0	1	1	0	1	1	1	0	A	OUT
	I/O Read	1	1	0	0	1	1	1	1	0	A	IN
	I/O Write	1	1	0	1	0	1	1	1	0	A	OUT
RESET		1	1	1	1	1	1	1	1	1	Z	IN

- NOTE) 1 : HIGH  
 0 : LOW  
 A : Programmable  
 Z : High Impedance  
 IN : Input  
 OUT : Output  
 \* : Invalid



## 27 PIN STATUS DURING RESET AND LOW POWER OPERATION MODES

Pin No.	Symbol	Pin function	Pin status in each operation mode			
			RESET	SLEEP	IOSTOP	SYSTEM STOP
4	WAIT	—	IN (N)	IN (N)	IN (A)	IN (N)
5	BUSACK	—	1	OUT	OUT	OUT
6	BUSREQ	—	IN (N)	IN (A)	IN (A)	IN (A)
7	RESET	—	0	IN (A)	IN (A)	IN (A)
8	NMI	—	IN (N)	IN (A)	IN (A)	IN (A)
9	INT <sub>0</sub>	—	IN (N)	IN (A)	IN (A)	IN (A)
10	INT <sub>1</sub>	—	IN (N)	IN (A)	IN (A)	IN (A)
11	INT <sub>2</sub>	—	IN (N)	IN (A)	IN (A)	IN (A)
12	ST	—	1	1	OUT	1
13~30	A <sub>0</sub> ~A <sub>17</sub>	—	Z	1	A	1
31	A <sub>14</sub> /TOUT	A <sub>14</sub>	Z	1	A	1
		TOUT	Z	OUT	H	H
34~41	D <sub>0</sub> ~D <sub>7</sub>	—	Z	Z	A	Z
42	RTS <sub>0</sub>	—	1	H	OUT	H
43	CTS <sub>0</sub>	—	IN (N)	IN (A)	IN (N)	IN (N)
44	DCD <sub>0</sub>	—	IN (N)	IN (A)	IN (N)	IN (N)
45	TXA <sub>0</sub>	—	1	OUT	H	H
46	RXA <sub>0</sub>	—	IN (N)	IN (A)	IN (N)	IN (N)
47	CKA <sub>0</sub> /DREQ <sub>0</sub>	CKA <sub>0</sub> (internal clock mode)	Z	OUT	Z	Z
		CKA <sub>0</sub> (external clock mode)	Z	IN (A)	IN (N)	IN (N)
		DREQ <sub>0</sub>	Z	IN (N)	IN (A)	IN (N)
48	TXA <sub>1</sub>	—	1	OUT	H	H
49	RXA <sub>1</sub>	—	IN (N)	IN (A)	IN (N)	IN (N)
50	CKA <sub>1</sub> /TEND <sub>0</sub>	CKA <sub>1</sub> (internal clock mode)	Z	OUT	Z	Z
		CKA <sub>1</sub> (external clock mode)	Z	IN (A)	IN (N)	IN (N)
		TEND <sub>0</sub>	Z	1	OUT	1
51	TXS	—	1	OUT	H	H
52	RXS/CTS <sub>1</sub>	RXS	IN (N)	IN (A)	IN (N)	IN (N)
		CTS <sub>1</sub>	IN (N)	IN (A)	IN (N)	IN (N)
53	CKS	CKS (internal clock mode)	Z	OUT	1	1
		CKS (external clock mode)	Z	IN (A)	Z	Z
54	DREQ <sub>1</sub>	—	IN (N)	IN (N)	IN (A)	IN (N)
55	TEND <sub>1</sub>	—	1	1	OUT	1
56	HALT	—	1	0	OUT	0
57	REF	—	1	1	OUT	1
58	IOE	—	1	1	OUT	1
59	ME	—	1	1	OUT	1
60	E	—	0	E clock output	←	←
61	LIR	—	1	1	OUT	1
62	WR	—	1	1	OUT	1
63	RD	—	1	1	OUT	1
64	φ	—	φ clock output	←	←	←

1: HIGH 0: LOW A: Programmable Z: High Impedance  
 IN (A): Input (Active) IN (N): Input (Not active) OUT: Output  
 H: Holds the previous state  
 ←: same as the left

**28 INTERNAL I/O REGISTERS**

By programming IOA7 and IOA6 in the I/O control register, in-

ternal I/O register addresses are relocatable within ranges from 0000H to 00FFH in the I/O address space.

REGISTER	MNEMONICS	ADDRESS	REMARKS																											
ASCI Control Register A Channel 0 : CNTLA0		0 0	<table border="1"> <tr> <td>bit</td> <td>MPE</td> <td>RE</td> <td>TE</td> <td>RTS0</td> <td>MPBR/ EFR</td> <td>MOD2</td> <td>MOD1</td> <td>MOD0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     MODE Selection                      Multi Processor Bit Receive/                      Error Flag Reset                      Request To Send                      Transmit Enable                      Receive Enable                      Multi Processor Enable                 </p>	bit	MPE	RE	TE	RTS0	MPBR/ EFR	MOD2	MOD1	MOD0	during RESET	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	MPE	RE	TE	RTS0	MPBR/ EFR	MOD2	MOD1	MOD0																			
during RESET	0	0	0	1	invalid	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
ASCI Control Register A Channel 1 : CNTLA1		0 1	<table border="1"> <tr> <td>bit</td> <td>MPE</td> <td>RE</td> <td>TE</td> <td>CKA1D</td> <td>MPBR/ EFR</td> <td>MOD2</td> <td>MOD1</td> <td>MOD0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     MODE Selection                      Multi Processor Bit Receive/                      Error Flag Reset                      CKA1 Disable                      Transmit Enable                      Receive Enable                      Multi Processor Enable                 </p>	bit	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0	during RESET	0	0	0	1	invalid	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	MPE	RE	TE	CKA1D	MPBR/ EFR	MOD2	MOD1	MOD0																			
during RESET	0	0	0	1	invalid	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
			<p>MOD2, 1, 0</p> <table border="1"> <tr><td>0 0 0</td><td>Start + 7 bit Data + 1 Stop</td></tr> <tr><td>0 0 1</td><td>Start + 7 bit Data + 2 Stop</td></tr> <tr><td>0 1 0</td><td>Start + 7 bit Data + Parity + 1 Stop</td></tr> <tr><td>0 1 1</td><td>Start + 7 bit Data + Parity + 2 Stop</td></tr> <tr><td>1 0 0</td><td>Start + 8 bit Data + 1 Stop</td></tr> <tr><td>1 0 1</td><td>Start + 8 bit Data + 2 Stop</td></tr> <tr><td>1 1 0</td><td>Start + 8 bit Data + Parity + 1 Stop</td></tr> <tr><td>1 1 1</td><td>Start + 8 bit Data + Parity + 2 Stop</td></tr> </table>	0 0 0	Start + 7 bit Data + 1 Stop	0 0 1	Start + 7 bit Data + 2 Stop	0 1 0	Start + 7 bit Data + Parity + 1 Stop	0 1 1	Start + 7 bit Data + Parity + 2 Stop	1 0 0	Start + 8 bit Data + 1 Stop	1 0 1	Start + 8 bit Data + 2 Stop	1 1 0	Start + 8 bit Data + Parity + 1 Stop	1 1 1	Start + 8 bit Data + Parity + 2 Stop											
0 0 0	Start + 7 bit Data + 1 Stop																													
0 0 1	Start + 7 bit Data + 2 Stop																													
0 1 0	Start + 7 bit Data + Parity + 1 Stop																													
0 1 1	Start + 7 bit Data + Parity + 2 Stop																													
1 0 0	Start + 8 bit Data + 1 Stop																													
1 0 1	Start + 8 bit Data + 2 Stop																													
1 1 0	Start + 8 bit Data + Parity + 1 Stop																													
1 1 1	Start + 8 bit Data + Parity + 2 Stop																													
ASCI Control Register B Channel 0 : CNTLB0		0 2	<table border="1"> <tr> <td>bit</td> <td>MPBT</td> <td>MP</td> <td>CTS/ PS</td> <td>PEO</td> <td>DR</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>during RESET</td> <td>invalid</td> <td>0</td> <td>*</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Clock Source and                      Speed Select                      Divide Ratio                      Parity Even or Odd                      Clear To Send/Prescale                      Multi Processor                      Multi Processor Bit Transmit                 </p>	bit	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0	during RESET	invalid	0	*	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
			bit	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0																			
during RESET	invalid	0	*	0	0	1	1	1																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
			<p>* CTS : Depending on the condition of CTS Pin.                      PS : Cleared to 0.</p>																											

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS																																																																													
ASCII Control Register B Channel 1 : CNTLB1		0 3	<table border="1"> <tr> <td>bit</td> <td>MPBT</td> <td>MP</td> <td>CTS/ PS</td> <td>PEO</td> <td>DR</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>during RESET</td> <td>invalid</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Multi Processor Bit Transmit                      Multi Processor                      Clear To Send/Prescale                      Parity Even or Odd                      Divide Ratio                      Clock Source and Speed Select                 </p> <table border="1"> <tr> <td>General divide ratio</td> <td colspan="2">PS=0 (divide ratio=10)</td> <td colspan="2">PS=1 (divide ratio=30)</td> </tr> <tr> <td>SS2,1,0</td> <td>DR=0 (×16)</td> <td>DR=1 (×64)</td> <td>DR=0 (×16)</td> <td>DR=1 (×64)</td> </tr> <tr> <td>000</td> <td><math>\phi + 160</math></td> <td><math>\phi + 640</math></td> <td><math>\phi + 480</math></td> <td><math>\phi + 1920</math></td> </tr> <tr> <td>001</td> <td>+ 320</td> <td>+ 1280</td> <td>+ 960</td> <td>+ 3840</td> </tr> <tr> <td>010</td> <td>+ 640</td> <td>+ 2560</td> <td>+ 1920</td> <td>+ 7680</td> </tr> <tr> <td>011</td> <td>+ 1280</td> <td>+ 5120</td> <td>+ 3840</td> <td>+ 15360</td> </tr> <tr> <td>100</td> <td>+ 2560</td> <td>+ 10240</td> <td>+ 7680</td> <td>+ 30720</td> </tr> <tr> <td>101</td> <td>+ 5120</td> <td>+ 20480</td> <td>+ 15360</td> <td>+ 61440</td> </tr> <tr> <td>110</td> <td>+ 10240</td> <td>+ 40960</td> <td>+ 30720</td> <td>+ 122880</td> </tr> <tr> <td>111</td> <td colspan="4">External clock (frequency &lt; <math>\phi + 40</math>)</td> </tr> </table>	bit	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0	during RESET	invalid	0	0	0	0	1	1	1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	General divide ratio	PS=0 (divide ratio=10)		PS=1 (divide ratio=30)		SS2,1,0	DR=0 (×16)	DR=1 (×64)	DR=0 (×16)	DR=1 (×64)	000	$\phi + 160$	$\phi + 640$	$\phi + 480$	$\phi + 1920$	001	+ 320	+ 1280	+ 960	+ 3840	010	+ 640	+ 2560	+ 1920	+ 7680	011	+ 1280	+ 5120	+ 3840	+ 15360	100	+ 2560	+ 10240	+ 7680	+ 30720	101	+ 5120	+ 20480	+ 15360	+ 61440	110	+ 10240	+ 40960	+ 30720	+ 122880	111	External clock (frequency < $\phi + 40$ )			
			bit	MPBT	MP	CTS/ PS	PEO	DR	SS2	SS1	SS0																																																																					
during RESET	invalid	0	0	0	0	1	1	1																																																																								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																																								
General divide ratio	PS=0 (divide ratio=10)		PS=1 (divide ratio=30)																																																																													
SS2,1,0	DR=0 (×16)	DR=1 (×64)	DR=0 (×16)	DR=1 (×64)																																																																												
000	$\phi + 160$	$\phi + 640$	$\phi + 480$	$\phi + 1920$																																																																												
001	+ 320	+ 1280	+ 960	+ 3840																																																																												
010	+ 640	+ 2560	+ 1920	+ 7680																																																																												
011	+ 1280	+ 5120	+ 3840	+ 15360																																																																												
100	+ 2560	+ 10240	+ 7680	+ 30720																																																																												
101	+ 5120	+ 20480	+ 15360	+ 61440																																																																												
110	+ 10240	+ 40960	+ 30720	+ 122880																																																																												
111	External clock (frequency < $\phi + 40$ )																																																																															
ASCII Status Register Channel 0 : STAT0		0 4	<table border="1"> <tr> <td>bit</td> <td>RDRF</td> <td>OVRN</td> <td>PE</td> <td>FE</td> <td>RIE</td> <td>DCD<sub>0</sub></td> <td>TDRE</td> <td>TIE</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>*</td> <td>**</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R</td> <td>R</td> <td>R/W</td> </tr> </table> <p>                     Receive Data Register Full                      Over Run Error                      Parity Error                      Framing Error                      Receive Interrupt Enable                      Data Carrier Detect                      Transmit Data Register Empty                      Transmit Interrupt Enable                 </p> <p>* DCD<sub>0</sub> : Depending on the condition of DCD<sub>0</sub> Pin.</p> <p>** CTS<sub>0</sub> Pin</p> <table border="1"> <tr> <td>CTS<sub>0</sub> Pin</td> <td>TDRE</td> </tr> <tr> <td>L</td> <td>1</td> </tr> <tr> <td>H</td> <td>0</td> </tr> </table>	bit	RDRF	OVRN	PE	FE	RIE	DCD <sub>0</sub>	TDRE	TIE	during RESET	0	0	0	0	0	*	**	0	R/W	R	R	R	R	R/W	R	R	R/W	CTS <sub>0</sub> Pin	TDRE	L	1	H	0																																												
			bit	RDRF	OVRN	PE	FE	RIE	DCD <sub>0</sub>	TDRE	TIE																																																																					
during RESET	0	0	0	0	0	*	**	0																																																																								
R/W	R	R	R	R	R/W	R	R	R/W																																																																								
CTS <sub>0</sub> Pin	TDRE																																																																															
L	1																																																																															
H	0																																																																															
ASCII Status Register Channel 1 : STAT1		0 5	<table border="1"> <tr> <td>bit</td> <td>RDRF</td> <td>OVRN</td> <td>PE</td> <td>FE</td> <td>CTS1E</td> <td>TDRE</td> <td>TIE</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R</td> </tr> </table> <p>                     Receive Data Register Full                      Over Run Error                      Parity Error                      Framing Error                      Receive Interrupt Enable                      CTS1 Enable                      Transmit Data Register Empty                      Transmit Interrupt Enable                 </p>	bit	RDRF	OVRN	PE	FE	CTS1E	TDRE	TIE	during RESET	0	0	0	0	0	1	0	R/W	R	R	R	R	R/W	R/W	R																																																					
			bit	RDRF	OVRN	PE	FE	CTS1E	TDRE	TIE																																																																						
during RESET	0	0	0	0	0	1	0																																																																									
R/W	R	R	R	R	R/W	R/W	R																																																																									

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS																																															
ASCI Transmit Data Register Channel 0	: TDR0	0 6																																																
ASCI Transmit Data Register Channel 1	: TDR1	0 7																																																
ASCI Receive Data Register Channel 0	: TSR0	0 8																																																
ASCI Receive Data Register Channel 1	: TSR1	0 9																																																
CSI/O Control Register	: CNTR	0 A	<table border="1"> <tr> <td>bit</td> <td>EF</td> <td>EIE</td> <td>RE</td> <td>TE</td> <td>—</td> <td>SS2</td> <td>SS1</td> <td>SS0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     End Flag                      End Interrupt Enable                      Receive Enable                      Transmit Enable                      Speed Select                 </p> <table border="1"> <thead> <tr> <th>SS2,1,0</th> <th>Baud Rate</th> <th>SS2,1,0</th> <th>Baud Rate</th> </tr> </thead> <tbody> <tr> <td>000</td> <td><math>\phi + 20</math></td> <td>100</td> <td><math>\phi + 320</math></td> </tr> <tr> <td>001</td> <td>+ 40</td> <td>101</td> <td>+ 640</td> </tr> <tr> <td>010</td> <td>+ 80</td> <td>110</td> <td>+ 1280</td> </tr> <tr> <td>011</td> <td>+ 160</td> <td>111</td> <td>External (frequency &lt; + 20)</td> </tr> </tbody> </table>	bit	EF	EIE	RE	TE	—	SS2	SS1	SS0	during RESET	0	0	0	0	1	1	1	1	R/W	R	R/W	R/W	R/W		R/W	R/W	R/W	SS2,1,0	Baud Rate	SS2,1,0	Baud Rate	000	$\phi + 20$	100	$\phi + 320$	001	+ 40	101	+ 640	010	+ 80	110	+ 1280	011	+ 160	111	External (frequency < + 20)
bit	EF	EIE	RE	TE	—	SS2	SS1	SS0																																										
during RESET	0	0	0	0	1	1	1	1																																										
R/W	R	R/W	R/W	R/W		R/W	R/W	R/W																																										
SS2,1,0	Baud Rate	SS2,1,0	Baud Rate																																															
000	$\phi + 20$	100	$\phi + 320$																																															
001	+ 40	101	+ 640																																															
010	+ 80	110	+ 1280																																															
011	+ 160	111	External (frequency < + 20)																																															
CSI/O Transmit/Receive Data Register	: TRDR	0 B																																																
Timer Data Register Channel 0L	: TMDROL	0 C																																																
Timer Data Register Channel 0H	: TMDROH	0 D																																																
Timer Reload Register Channel 0L	: RLDROL	0 E																																																
Timer Reload Register Channel 0H	: RLDROH	0 F																																																
Timer Control Register	: TCR	1 0	<table border="1"> <tr> <td>bit</td> <td>TIF1</td> <td>TIFO</td> <td>TIE1</td> <td>TIE0</td> <td>TOC1</td> <td>TOC0</td> <td>TDE1</td> <td>TDE0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R</td> <td>R</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>                     Timer Interrupt Flag 1,0                      Timer Interrupt Enable 1,0                      Timer Output Control 1,0                      Timer Down Count Enable 1,0                 </p> <table border="1"> <thead> <tr> <th>TOC1,0</th> <th>A<sub>16</sub>/TOUT</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Inhibited</td> </tr> <tr> <td>01</td> <td>Toggle</td> </tr> <tr> <td>10</td> <td>0</td> </tr> <tr> <td>11</td> <td>1</td> </tr> </tbody> </table>	bit	TIF1	TIFO	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0	during RESET	0	0	0	0	0	0	0	0	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W	TOC1,0	A <sub>16</sub> /TOUT	00	Inhibited	01	Toggle	10	0	11	1										
bit	TIF1	TIFO	TIE1	TIE0	TOC1	TOC0	TDE1	TDE0																																										
during RESET	0	0	0	0	0	0	0	0																																										
R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W																																										
TOC1,0	A <sub>16</sub> /TOUT																																																	
00	Inhibited																																																	
01	Toggle																																																	
10	0																																																	
11	1																																																	

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS																				
Timer Data Register Channel 1L : TMDR1L		1 4																					
Timer Data Register Channel 1H : TMDR1H		1 5																					
Timer Reload Register Channel 1L : RLDR1L		1 6																					
Timer Reload Register Channel 1H : RLDR1H		1 7																					
Free Running Counter : FRC		1 8	read only																				
DMA Source Address Register Channel 0L : SAR0L		2 0																					
DMA Source Address Register Channel 0H : SAR0H		2 1																					
DMA Source Address Register Channel 0B : SAR0B		2 2	Bits 0-2 are used for SAR0B. <table border="1"> <thead> <tr> <th>A<sub>18</sub></th> <th>A<sub>17</sub></th> <th>A<sub>16</sub></th> <th>DMA Transfer Request</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>0</td> <td>DREQ<sub>0</sub> (external)</td> </tr> <tr> <td>X</td> <td>0</td> <td>1</td> <td>RDRO (ASCI0)</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>RDR1 (ASCI1)</td> </tr> <tr> <td>X</td> <td>1</td> <td>1</td> <td>Not Used</td> </tr> </tbody> </table>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request	X	0	0	DREQ <sub>0</sub> (external)	X	0	1	RDRO (ASCI0)	X	1	0	RDR1 (ASCI1)	X	1	1	Not Used
A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request																				
X	0	0	DREQ <sub>0</sub> (external)																				
X	0	1	RDRO (ASCI0)																				
X	1	0	RDR1 (ASCI1)																				
X	1	1	Not Used																				
DMA Destination Address Register Channel 0L : DAR0L		2 3																					
DMA Destination Address Register Channel 0H : DAR0H		2 4																					
DMA Destination Address Register Channel 0B : DAR0B		2 5	Bits 0-2 are used for DAR0B. <table border="1"> <thead> <tr> <th>A<sub>18</sub></th> <th>A<sub>17</sub></th> <th>A<sub>16</sub></th> <th>DMA Transfer Request</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>0</td> <td>DREQ<sub>0</sub> (external)</td> </tr> <tr> <td>X</td> <td>0</td> <td>1</td> <td>TDRO (ASCI0)</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> <td>TDR1 (ASCI1)</td> </tr> <tr> <td>X</td> <td>1</td> <td>1</td> <td>Not Used</td> </tr> </tbody> </table>	A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request	X	0	0	DREQ <sub>0</sub> (external)	X	0	1	TDRO (ASCI0)	X	1	0	TDR1 (ASCI1)	X	1	1	Not Used
A <sub>18</sub>	A <sub>17</sub>	A <sub>16</sub>	DMA Transfer Request																				
X	0	0	DREQ <sub>0</sub> (external)																				
X	0	1	TDRO (ASCI0)																				
X	1	0	TDR1 (ASCI1)																				
X	1	1	Not Used																				
DMA Byte Count Register Channel 0L : BC0L		2 6																					
DMA Byte Count Register Channel 0H : BC0H		2 7																					
DMA Memory Address Register Channel 1L : MAR1L		2 8																					
DMA Memory Address Register Channel 1H : MAR1H		2 9																					
DMA Memory Address Register Channel 1B : MAR1B		2 A	Bits 0-2 are used for MAR1B.																				
DMA I/O Address Register Channel 1L : IAR1L		2 B																					
DMA I/O Address Register Channel 1H : IAR1H		2 C																					

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS																																																															
DMA Byte Count Register Channel 1L	: BCR1L	2 E																																																																
DMA Byte Count Register Channel 1H	: BCR1H	2 F																																																																
DMA Status Register	: DSTAT	3 0	<table border="1"> <tr> <td>bit</td> <td>DE1</td> <td>DE0</td> <td>DWE1</td> <td>DWE0</td> <td>DIE1</td> <td>DIE0</td> <td>—</td> <td>DME</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>W</td> <td>W</td> <td>R/W</td> <td>R/W</td> <td></td> <td>R</td> </tr> </table> <p>                     — DMA Master Enable                      — DMA Interrupt Enable 1,0                      — DMA Enable Bit Write Enable 1,0                      — DMA Enable ch 1,0                 </p>	bit	DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME	during RESET	0	0	1	1	0	0	1	0	R/W	R/W	R/W	W	W	R/W	R/W		R																																				
bit	DE1	DE0	DWE1	DWE0	DIE1	DIE0	—	DME																																																										
during RESET	0	0	1	1	0	0	1	0																																																										
R/W	R/W	R/W	W	W	R/W	R/W		R																																																										
DMA Mode Register	: DMODE	3 1	<table border="1"> <tr> <td>bit</td> <td>—</td> <td>—</td> <td>DM1</td> <td>DM0</td> <td>SM1</td> <td>SM0</td> <td>MMOD</td> <td>—</td> </tr> <tr> <td>during RESET</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>R/W</td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> </tr> </table> <p>                     — Memory MODE Select                      — Ch 0 Source Mode 1,0                      — Ch 0 Destination Mode 1,0                 </p> <table border="1"> <thead> <tr> <th>DM1, 0</th> <th>Destination</th> <th>Address</th> <th>SM1, 0</th> <th>Source</th> <th>Address</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>M</td> <td>DAR0+1</td> <td>0 0</td> <td>M</td> <td>SAR0+1</td> </tr> <tr> <td>0 1</td> <td>M</td> <td>DAR0-1</td> <td>0 1</td> <td>M</td> <td>SAR0-1</td> </tr> <tr> <td>1 0</td> <td>M</td> <td>DAR0 fixed</td> <td>1 0</td> <td>M</td> <td>SAR0 fixed</td> </tr> <tr> <td>1 1</td> <td>I/O</td> <td>DAR0 fixed</td> <td>1 1</td> <td>I/O</td> <td>SAR0 fixed</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th>MMOD</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Cycle Steal Mode</td> </tr> <tr> <td>1</td> <td>Burst Mode</td> </tr> </tbody> </table>	bit	—	—	DM1	DM0	SM1	SM0	MMOD	—	during RESET	1	1	0	0	0	0	0	1	R/W			R/W	R/W	R/W	R/W	R/W		DM1, 0	Destination	Address	SM1, 0	Source	Address	0 0	M	DAR0+1	0 0	M	SAR0+1	0 1	M	DAR0-1	0 1	M	SAR0-1	1 0	M	DAR0 fixed	1 0	M	SAR0 fixed	1 1	I/O	DAR0 fixed	1 1	I/O	SAR0 fixed	MMOD	Mode	0	Cycle Steal Mode	1	Burst Mode
bit	—	—	DM1	DM0	SM1	SM0	MMOD	—																																																										
during RESET	1	1	0	0	0	0	0	1																																																										
R/W			R/W	R/W	R/W	R/W	R/W																																																											
DM1, 0	Destination	Address	SM1, 0	Source	Address																																																													
0 0	M	DAR0+1	0 0	M	SAR0+1																																																													
0 1	M	DAR0-1	0 1	M	SAR0-1																																																													
1 0	M	DAR0 fixed	1 0	M	SAR0 fixed																																																													
1 1	I/O	DAR0 fixed	1 1	I/O	SAR0 fixed																																																													
MMOD	Mode																																																																	
0	Cycle Steal Mode																																																																	
1	Burst Mode																																																																	

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS																																																																	
DMA/WAIT Control Register	: DCNTL	3 2	<p>bit</p> <table border="1"> <tr> <td>MW11</td> <td>MW10</td> <td>IW11</td> <td>IW10</td> <td>DMS1</td> <td>DMS0</td> <td>DIM1</td> <td>DIM0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>during RESET</p> <p>R/W</p> <p>Memory Wait Insertion</p> <p>I/O Wait Insertion</p> <p>DMA Ch 1 I/O Memory Mode Select</p> <p>DREQ<sub>i</sub> Select, i = 1,0</p> <table border="1"> <tr> <td>MW11,0</td> <td>The number of wait states</td> <td>IW11,0</td> <td>The number of wait states</td> </tr> <tr> <td>00</td> <td>0</td> <td>00</td> <td>0</td> </tr> <tr> <td>01</td> <td>1</td> <td>01</td> <td>2</td> </tr> <tr> <td>10</td> <td>2</td> <td>10</td> <td>3</td> </tr> <tr> <td>11</td> <td>3</td> <td>11</td> <td>4</td> </tr> </table> <table border="1"> <tr> <td>DMSi</td> <td>Sense</td> </tr> <tr> <td>1</td> <td>Edge sense</td> </tr> <tr> <td>0</td> <td>Level sense</td> </tr> </table> <table border="1"> <tr> <td>DIM1,0</td> <td>Transfer Mode</td> <td>Address Increment/Decrement</td> </tr> <tr> <td>00</td> <td>M→I/O</td> <td>MAR1+1 IAR1 fixed</td> </tr> <tr> <td>01</td> <td>M→I/O</td> <td>MAR1-1 IAR1 fixed</td> </tr> <tr> <td>10</td> <td>I/O→M</td> <td>IAR1 fixed MAR1+1</td> </tr> <tr> <td>11</td> <td>I/O→M</td> <td>IAR1 fixed MAR1-1</td> </tr> </table>	MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	MW11,0	The number of wait states	IW11,0	The number of wait states	00	0	00	0	01	1	01	2	10	2	10	3	11	3	11	4	DMSi	Sense	1	Edge sense	0	Level sense	DIM1,0	Transfer Mode	Address Increment/Decrement	00	M→I/O	MAR1+1 IAR1 fixed	01	M→I/O	MAR1-1 IAR1 fixed	10	I/O→M	IAR1 fixed MAR1+1	11	I/O→M	IAR1 fixed MAR1-1
MW11	MW10	IW11	IW10	DMS1	DMS0	DIM1	DIM0																																																													
1	1	1	1	0	0	0	0																																																													
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																																																													
MW11,0	The number of wait states	IW11,0	The number of wait states																																																																	
00	0	00	0																																																																	
01	1	01	2																																																																	
10	2	10	3																																																																	
11	3	11	4																																																																	
DMSi	Sense																																																																			
1	Edge sense																																																																			
0	Level sense																																																																			
DIM1,0	Transfer Mode	Address Increment/Decrement																																																																		
00	M→I/O	MAR1+1 IAR1 fixed																																																																		
01	M→I/O	MAR1-1 IAR1 fixed																																																																		
10	I/O→M	IAR1 fixed MAR1+1																																																																		
11	I/O→M	IAR1 fixed MAR1-1																																																																		
Interrupt Vector Low Register	: IL	3 3	<p>bit</p> <table border="1"> <tr> <td>IL7</td> <td>IL6</td> <td>IL5</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p>during RESET</p> <p>R/W</p> <p>Interrupt Vector Low</p>	IL7	IL6	IL5	-	-	-	-	-	0	0	0	0	0	0	0	0	R/W	R/W	R/W																																														
IL7	IL6	IL5	-	-	-	-	-																																																													
0	0	0	0	0	0	0	0																																																													
R/W	R/W	R/W																																																																		
INT/TRAP Control Register	: ITC	3 4	<p>bit</p> <table border="1"> <tr> <td>TRAP</td> <td>UFO</td> <td>-</td> <td>-</td> <td>-</td> <td>ITE2</td> <td>ITE1</td> <td>ITE0</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R</td> <td></td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>during RESET</p> <p>R/W</p> <p>TRAP</p> <p>Undefined Fetch Object</p> <p>INT Enable 2,1,0</p>	TRAP	UFO	-	-	-	ITE2	ITE1	ITE0	0	0	1	1	1	0	0	1	R/W	R				R/W	R/W	R/W																																									
TRAP	UFO	-	-	-	ITE2	ITE1	ITE0																																																													
0	0	1	1	1	0	0	1																																																													
R/W	R				R/W	R/W	R/W																																																													
Refresh Control Register	: RCR	3 6	<p>bit</p> <table border="1"> <tr> <td>REFE</td> <td>REFW</td> <td>-</td> <td>-</td> <td>-</td> <td>-</td> <td>CYC1</td> <td>CYC0</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td>R/W</td> <td>R/W</td> </tr> </table> <p>during RESET</p> <p>R/W</p> <p>Refresh Wait State</p> <p>Refresh Enable</p> <p>Cycle Select</p> <table border="1"> <tr> <td>CYC1,0</td> <td>Interval of Refresh Cycle</td> </tr> <tr> <td>00</td> <td>10 States</td> </tr> <tr> <td>01</td> <td>20</td> </tr> <tr> <td>10</td> <td>40</td> </tr> <tr> <td>11</td> <td>80</td> </tr> </table>	REFE	REFW	-	-	-	-	CYC1	CYC0	1	1	1	1	1	1	0	0	R/W	R/W					R/W	R/W	CYC1,0	Interval of Refresh Cycle	00	10 States	01	20	10	40	11	80																															
REFE	REFW	-	-	-	-	CYC1	CYC0																																																													
1	1	1	1	1	1	0	0																																																													
R/W	R/W					R/W	R/W																																																													
CYC1,0	Interval of Refresh Cycle																																																																			
00	10 States																																																																			
01	20																																																																			
10	40																																																																			
11	80																																																																			

(to be continued)

REGISTER	MNEMONICS	ADDRESS	REMARKS																											
MMU Common Base Register	: CBR	3 8	<table border="1"> <tr> <td>bit</td> <td>—</td> <td>CB6</td> <td>CB5</td> <td>CB4</td> <td>CB3</td> <td>CB2</td> <td>CB1</td> <td>CB0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p style="text-align: center;">└── MMU Common Base Register</p>	bit	—	CB6	CB5	CB4	CB3	CB2	CB1	CB0	during RESET	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
bit	—	CB6	CB5	CB4	CB3	CB2	CB1	CB0																						
during RESET	0	0	0	0	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
MMU Bank Base Register	: BBR	3 9	<table border="1"> <tr> <td>bit</td> <td>—</td> <td>BB6</td> <td>BB5</td> <td>BB4</td> <td>BB3</td> <td>BB2</td> <td>BB1</td> <td>BB0</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p style="text-align: center;">└── MMU Bank Base Register</p>	bit	—	BB6	BB5	BB4	BB3	BB2	BB1	BB0	during RESET	0	0	0	0	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
bit	—	BB6	BB5	BB4	BB3	BB2	BB1	BB0																						
during RESET	0	0	0	0	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
MMU Common/Bank Area Register	: CBAR	3 A	<table border="1"> <tr> <td>bit</td> <td>CA3</td> <td>CA2</td> <td>CA1</td> <td>CA0</td> <td>BA3</td> <td>BA2</td> <td>BA1</td> <td>BA0</td> </tr> <tr> <td>during RESET</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> </tr> </table> <p style="text-align: center;">└── MMU Common Area Register      └── MMU Bank Area Register</p>	bit	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0	during RESET	1	1	1	1	0	0	0	0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
bit	CA3	CA2	CA1	CA0	BA3	BA2	BA1	BA0																						
during RESET	1	1	1	1	0	0	0	0																						
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W																						
I/O Control Register	: ICR	3 F	<table border="1"> <tr> <td>bit</td> <td>IOA7</td> <td>IOA6</td> <td>IOSTP</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> <td>—</td> </tr> <tr> <td>during RESET</td> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table> <p style="text-align: center;">└── I/O Address      └── I/O Stop</p>	bit	IOA7	IOA6	IOSTP	—	—	—	—	—	during RESET	0	0	0	1	1	1	1	1	R/W	R/W	R/W	R/W					
bit	IOA7	IOA6	IOSTP	—	—	—	—	—																						
during RESET	0	0	0	1	1	1	1	1																						
R/W	R/W	R/W	R/W																											



**16-BIT  
MICROPROCESSOR**



# HD68000/HD68HC000

## MPU (Micro Processing Unit)

### — HD68000 —

The HD68000 is the first in a family of advanced microprocessors from Hitachi. Utilizing VLSI technology, the HD68000 is a fully-implemented 16-bit microprocessor with 32-bit registers, a rich basic instruction set, and versatile addressing modes.

The HD68000 possesses an asynchronous bus structure with a 24-bit address bus and a 16-bit data bus.

#### FEATURES

- 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations of Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes

### — HD68HC000 —

The HD68HC000 is a 16-bit microprocessor of HMCS68000 family, which is exactly compatible with the conventional HD68000.


The HD68HC000 is a complete CMOS device and the power dissipation is extremely low.

#### FEATURES

- Instruction Compatible with NMOS HD68000
- Pin Compatible with NMOS HD68000
- AC Timing Compatible with NMOS HD68000
- Low Power Dissipation ( $I_{CC} \text{ typ} = 20 \text{ mA}$ ,  $I_{CC} \text{ max} = 35 \text{ mA}$  at  $f = 12.5 \text{ MHz}$ )


The specifications for HD68HC000 are preliminary.

HD68000-6, HD68000-8, HD68000-10, HD68000-12  
HD68HC000-8, HD68HC000-10, HD68HC000-12




(DC-64)

HD68000Y6, HD68000Y8, HD68000Y10, HD68000Y12  
HD68HC000Y8, HD68HC000Y10, HD68HC000Y12




(PGA-68)

HD68000P6, HD68000P8  
HD68HC000P8, HD68HC000P10, HD68HC000P12




(DP-64)

HD68000PS6, HD68000PS8  
HD68HC000PS8, HD68HC000PS10, HD68HC000PS12



(DP-64S)

HD68000CP6, HD68000CP8  
HD68HC000CP8, HD68HC000CP10, HD68HC000CP12




(CP-68)

■ TYPE OF PRODUCTS


Type No.	Process	Clock Frequency (MHz)	Package	
HD68000-6	NMOS	6.0	DC-64	
HD68000-8		8.0		
HD68000-10		10.0		
HD68000-12		12.5		
HD68000Y6		6.0	PGA-68	
HD68000Y8		8.0		
HD68000Y10		10.0		
HD68000Y12		12.5		
HD68000P6		6.0	DP-64	
HD68000P8		8.0	DP-64S	
HD68000PS6		6.0		
HD68000PS8		8.0		
HD68000CP6		6.0	CP-68	
HD68000CP8		8.0		
HD68HC000-8		CMOS	8.0	DC-64
HD68HC000-10			10.0	
HD68HC000-12	12.5			
HD68HC000Y8	8.0		PGA-68	
HD68HC000Y10	10.0			
HD68HC000Y12	12.5			
HD68HC000P8	8.0		DP-64	
HD68HC000P10	10.0			
HD68HC000P12	12.5			
HD68HC000PS8	8.0		DP-64S	
HD68HC000PS10	10.0			
HD68HC000PS12	12.5			
HD68HC000CP8	8.0		CP-68	
HD68HC000CP10	10.0			
HD68HC000CP12	12.5			

(Note) HD68000 refers to the NMOS version 68000, and HD68HC000 refers to the CMOS version 68000. 68000 stands for NMOS and CMOS version.


■ PIN ARRANGEMENT  
● DC-64, DP-64, DP-64S



● PGA-68



● CP-68



**■ ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	HD68000	HD68HC000	Unit
		Value	Value	
Supply Voltage	$V_{CC}^*$	-0.3 ~ +7.0	-0.3 ~ +6.5	V
Input Voltage	$V_{in}^*$	-0.3 ~ +7.0	-0.3 ~ +6.5	V
Operating Temperature Range	$T_{opr}$	0 ~ +70	0 ~ +70	°C
Storage Temperature	$T_{stg}$	-55 ~ +150	-55 ~ +150	°C

\*With respect to  $V_{SS}$  (SYSTEM GND)

(NOTE) Permanent LSI damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If these conditions are exceeded, it could affect reliability of LSI.

Since the HD68HC000 is a C-MOS device, users are expected to be cautious on "latch-up" problem caused by voltage fluctuations.

**■ RECOMMENDED OPERATING CONDITIONS**

Item	Symbol	HD68000			HD68HC000			Unit	
		min	typ	max	min	typ	max		
Supply Voltage	$V_{CC}^*$	4.75	5.0	5.25	4.75	5.0	5.25	V	
Input Voltage	CLK	$V_{IH}^*$	2.0	—	$V_{CC}$	2.8	—	$V_{CC}$	V
	Other Inputs					2.0	—	$V_{CC}$	
	All Inputs					$V_{IL}^*$	-0.3	—	
Operating Temperature	$T_{opr}$	0	25	70	0	25	70	°C	

\* With respect to  $V_{SS}$  (SYSTEM GND)

■ ELECTRICAL CHARACTERISTICS

● DC CHARACTERISTICS (V<sub>CC</sub> = 5V ± 5%, V<sub>SS</sub> = 0V, Ta = 0 ~ +70°C, Fig. 1, unless otherwise noted.)

Item		Symbol	Test Condition	HD68000		HD68HC000		Unit									
				min	max	min	max										
Input "High" Voltage	CLK	V <sub>IH</sub>		2.0	V <sub>CC</sub>	2.8	V <sub>CC</sub>	V									
	Other Inputs					2.0	V <sub>CC</sub>										
Input "Low" Voltage		V <sub>IL</sub>		V <sub>SS</sub> -0.3	0.8	V <sub>SS</sub> -0.3	0.8	V									
Input Leakage Current	BERR, BGACK, BR, DTACK, IPL <sub>0</sub> ~ IPL <sub>2</sub> , VPA, CLK	I <sub>in</sub>	@ 5.25V	-	2.5	-	2.5	μA									
	HALT, RES			-	20	-	20										
Three-State (Off State) Input Current	AS, A <sub>1</sub> ~ A <sub>23</sub> , D <sub>0</sub> ~ D <sub>15</sub> , FC <sub>0</sub> ~ FC <sub>2</sub> , LDS, R/W, UDS, VMA	I <sub>TSI</sub>	@ 2.4V/0.4V	-	20	-	20	μA									
Output "High" Voltage	AS, A <sub>1</sub> ~ A <sub>23</sub> , BG, D <sub>0</sub> ~ D <sub>15</sub> , FC <sub>0</sub> ~ FC <sub>2</sub> , LDS, R/W, UDS, VMA, E	V <sub>OH</sub>	I <sub>OH</sub> = -400μA	2.4	-	V <sub>CC</sub> -0.75	-	V									
	E*			V <sub>CC</sub> -0.75	-												
Output "Low" Voltage	HALT	V <sub>OL</sub>	I <sub>OL</sub> =1.6 mA	-	0.5	-	0.5	V									
	A <sub>1</sub> ~A <sub>23</sub> , BG, FC <sub>0</sub> ~ FC <sub>2</sub>			-	0.5	-	0.5										
	RES			-	0.5	-	0.5										
	AS, D <sub>0</sub> ~ D <sub>15</sub> , LDS, R/W, E, UDS, VMA			-	0.5	-	0.5										
Power Dissipation	CERAMIC PACKAGE	P <sub>D</sub>	f = 6 MHz	-	1.5	-	-	W									
									PLASTIC PACKAGE	f = 8 MHz	-	0.9					
													f = 10 MHz	-	1.75		
																f = 12.5 MHz	-
	f = 8 MHz, V <sub>CC</sub> = 5V, Ta = 25°C																
Current Dissipation	I <sub>D</sub> **	f = 8 MHz	-	-	-	25	mA										
		f = 10 MHz	-	-	-	30											
		f = 12.5 MHz	-	-	-	35											
Capacitance (Package Type Dependent)		C <sub>in</sub>	V <sub>in</sub> = 0V, Ta = 25°C, f = 1 MHz	-	20.0	-	20.0	pF									

\*With external pull up resistor of 1.1 kΩ.

\*\*Without load.





Figure 1 Test Loads

● AC CHARACTERISTICS ( $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0 \sim +70^\circ C$ , unless otherwise noted.)

CLOCK TIMING

Item	Symbol	Test Condition	6 MHz		8 MHz		10 MHz		12.5 MHz		Unit
			min	max	min	max	min	max	min	max	
Frequency of Operation	f	Fig. 2	4.0	6.0	4.0	8.0	4.0	10.0	4.0	12.5	MHz
Cycle Time	$t_{cyc}$		167	250	125	250	100	250	80	250	ns
Clock Pulse Width	$t_{cL}$		75	125	55	125	45	125	35	125	ns
	$t_{cH}$		75	125	55	125	45	125	35	125	ns
Rise and Fall Times	$t_{Cr}$		—	10	—	10	—	10	—	5	ns
	$t_{Cf}$		—	10	—	10	—	10	—	5	ns



(NOTE)

Timing measurements are referenced to and from a low voltage of 0.8 volt and high a voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 2 Clock Input Timing



READ AND WRITE CYCLES

Num.	Item	Symbol	Test Condition	6 MHz		8 MHz		10 MHz		12.5 MHz		Unit
				min	max	min	max	min	max	min	max	
1	Clock Period	t <sub>cyc</sub>	Fig. 3, Fig. 4	167	250	125	250	100	250	80	250	ns
2	Clock Width Low	t <sub>CL</sub>		75	125	55	125	45	125	35	125	ns
3	Clock Width High	t <sub>CH</sub>		75	125	55	125	45	125	35	125	ns
4	Clock Fall Time	t <sub>Cf</sub>		–	10	–	10	–	10	–	5	ns
5	Clock Rise Time	t <sub>Cr</sub>		–	10	–	10	–	10	–	5	ns
6	Clock Low to Address Valid	t <sub>CLAV</sub>		–	80	–	70	–	60	–	55*	ns
6A	Clock High to FC Valid	t <sub>CHFCV</sub>		–	80	–	70	–	60	–	55	ns
7	Clock High to Address, Data Bus High Impedance (Maximum)	t <sub>CHADZ</sub>		–	100	–	80	–	70	–	60	ns
8	Clock High to Address, FC Invalid (Minimum)	t <sub>CHAFI</sub>		0	–	0	–	0	–	0	–	ns
9 <sup>1</sup>	Clock High to $\overline{AS}$ , $\overline{DS}$ Low	t <sub>CHSL</sub>		0	70	0	60	0	55	0	55	ns
11 <sup>2</sup>	Address Valid to $\overline{AS}$ , $\overline{DS}$ Low (Read)/ $\overline{AS}$ Low (Write)	t <sub>AVSL</sub>		35	–	30	–	20	–	0	–	ns
11A <sup>2</sup>	FC Valid to $\overline{AS}$ , $\overline{DS}$ Low (Read)/ $\overline{AS}$ Low (Write)	t <sub>FCVSL</sub>		70	–	60	–	50	–	40	–	ns
12 <sup>1</sup>	Clock Low to $\overline{AS}$ , $\overline{DS}$ High	t <sub>CLSH</sub>		–	80	–	70	–	55	–	50	ns
13 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to Address/FC Invalid	t <sub>SHAFI</sub>		40	–	30	–	20	–	10	–	ns
14 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ Width Low (Read)/ $\overline{AS}$ Low (Write)	t <sub>SL</sub>		337	–	240	–	195	–	160	–	ns
14A <sup>2</sup>	$\overline{DS}$ Width Low (Write)	t <sub>DSL</sub>		170	–	115	–	95	–	80	–	ns
15 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ Width High	t <sub>SH</sub>		180	–	150	–	105	–	65	–	ns
16	Clock High to Control Bus High Impedance	t <sub>CHCZ</sub>		–	100	–	80	–	70	–	60	ns
17 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to R/W High (Read)	t <sub>SHRH</sub>		50	–	40	–	20	–	10	–	ns
18 <sup>1</sup>	Clock High to R/W High	t <sub>CHRH</sub>		0	80	0	70	0	60	0	60	ns
20 <sup>1</sup>	Clock High to R/W Low (Write)	t <sub>CHRL</sub>		–	80	–	70	–	60	–	60	ns
20A <sup>6</sup>	$\overline{AS}$ Low to R/W Valid (Write)	t <sub>ASRV</sub>		–	20	–	20	–	20	–	20	ns
21 <sup>2</sup>	Address Valid to R/W Low (Write)	t <sub>AVRL</sub>		25	–	20	–	0	–	0	–	ns
21A <sup>2</sup>	FC Valid to R/W Low (Write)	t <sub>FCVRL</sub>		70	–	60	–	50	–	30	–	ns
22 <sup>2</sup>	R/W Low to $\overline{DS}$ Low (Write)	t <sub>RLSL</sub>		140	–	80	–	50	–	30	–	ns
23	Clock Low to Data Out Valid (Write)	t <sub>CLDO</sub>		–	80	–	70	–	55	–	55	ns
25 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to Data Out Invalid (Write)	t <sub>SHDOI</sub>		40	–	30	–	20	–	15	–	ns
26 <sup>2</sup>	Data Out Valid to $\overline{DS}$ Low (Write)	t <sub>DOSL</sub>		35	–	30	–	20	–	15	–	ns
27 <sup>5</sup>	Data In to Clock Low (Setup Time on Read)	t <sub>DI<sub>CL</sub></sub>		25	–	15	–	10	–	10	–	ns
28 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to $\overline{DTACK}$ High	t <sub>SHDAH</sub>		0	325	0	245	0	190	0	150	ns
29	$\overline{AS}$ , $\overline{DS}$ High to Data In Invalid (Hold Time on Read)	t <sub>SHDII</sub>		0	–	0	–	0	–	0	–	ns
30	$\overline{AS}$ , $\overline{DS}$ High to $\overline{BERR}$ High	t <sub>SHBEH</sub>		0	–	0	–	0	–	0	–	ns
31 <sup>2, 5</sup>	$\overline{DTACK}$ Low to Data In (Setup Time)	t <sub>DALDI</sub>		–	120	–	90	–	65	–	50	ns
32	$\overline{HALT}$ and $\overline{RESET}$ Input Transition Time	t <sub>RHr, f</sub>		0	200	0	200	0	200	0	200	ns
33	Clock High to $\overline{BG}$ Low	t <sub>CHGL</sub>		–	80	–	70	–	60	–	50	ns
34	Clock High to $\overline{BG}$ High	t <sub>CHGH</sub>	–	80	–	70	–	60	–	50	ns	
35	$\overline{BR}$ Low to $\overline{BG}$ Low	t <sub>BRLGL</sub>	1.5	100 <sup>ns</sup> +3.5	1.5	90 <sup>ns</sup> +3.5	1.5	80 <sup>ns</sup> +3.5	1.5	70 <sup>ns</sup> +3.5	Cik. Per.	

\* 57 for HD68HC000

READ AND WRITE CYCLES (CONTINUED)


Num.	Item	Symbol	Test Condition	6 MHz		8 MHz		10 MHz		12.5 MHz		Unit
				min	max	min	max	min	max	min	max	
36 <sup>7</sup>	$\overline{BR}$ High to $\overline{BG}$ High	t <sub>BRHGH</sub>	Fig. 3, Fig. 4	1.5	100 ns +3.5	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk.Per.
37	$\overline{BGACK}$ Low to $\overline{BG}$ High	t <sub>GALGH</sub>		1.5	100 ns +3.5	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk.Per.
37A <sup>8</sup>	$\overline{BGACK}$ Low to $\overline{BR}$ High	t <sub>GALBRH</sub>		20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	$\overline{BG}$ Low to Control, Address, Data Bus High Impedance ( $\overline{AS}$ High)	t <sub>GLZ</sub>		—	100	—	80	—	70	—	60	ns
39	$\overline{BG}$ Width High	t <sub>GH</sub>		1.5	—	1.5	—	1.5	—	1.5	—	Clk.Per.
40	Clock Low to $\overline{VMA}$ Low	t <sub>CLVML</sub>		—	80	—	70	—	70	—	70	ns
41	Clock Low to E Transition	t <sub>CLET</sub>		—	85	—	70	—	55	—	45	ns
42	E Output Rise and Fall Time	t <sub>Er, f</sub>		—	25	—	25	—	25	—	25	ns
43	$\overline{VMA}$ Low to E High	t <sub>VMLEH</sub>		240	—	200	—	150	—	90	—	ns
44	$\overline{AS}$ , $\overline{DS}$ High to $\overline{VPA}$ High	t <sub>SHVPH</sub>		0	160	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	t <sub>ELCAI</sub>		35	—	30	—	10	—	10	—	ns
46	$\overline{BGACK}$ Width Low	t <sub>GAL</sub>		1.5	—	1.5	—	1.5	—	1.5	—	Clk.Per.
47 <sup>5</sup>	Asynchronous Input Setup Time	t <sub>ASI</sub>		25	—	20	—	20	—	20	—	ns
48 <sup>3</sup>	$\overline{BERR}$ Low to $\overline{DTACK}$ Low	t <sub>BELDAL</sub>		50	—	20	—	20	—	20	—	ns
49 <sup>9</sup>	$\overline{AS}$ , $\overline{DS}$ High to E Low	t <sub>SHEL</sub>		—80	—	—70	70	—55	55	—45	45	ns
50	E Width High	t <sub>EH</sub>		600	—	450	—	350	—	280	—	ns
51	E Width Low	t <sub>EL</sub>		900	—	700	—	550	—	440	—	ns
53	Clock High to Data Out Invalid	t <sub>CHDOI</sub>		0	—	0	—	0	—	0	—	ns
54	E Low to Data Out Invalid	t <sub>ELDOI</sub>		40	—	30	—	20	—	15	—	ns
55	R/ $\overline{W}$ to Data Bus Driven	t <sub>RLDBD</sub>		35	—	30	—	20	—	10	—	ns
56 <sup>4</sup>	$\overline{HALT}/\overline{RESET}$ Pulse Width	t <sub>HRPW</sub>	10	—	10	—	10	—	10	—	Clk.Per.	
57	$\overline{BGACK}$ High to Control Bus Driven	t <sub>GABD</sub>	1.5	—	1.5	—	1.5	—	1.5	—	Clk.Per.	
58 <sup>7</sup>	$\overline{BG}$ High to Control Bus Driven	t <sub>GHBD</sub>	1.5	—	1.5	—	1.5	—	1.5	—	Clk.Per.	

NOTES:

- For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the value given in the maximum columns.
- Actual value depends on clock period.
- If #47 is satisfied for both  $\overline{DTACK}$  and  $\overline{BERR}$ , #48 may be 0 nanoseconds.
- For power up, the MPU must be held in RES state for 100 ms to allow stabilization of on-chip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the system.
- If the asynchronous setup time (#47) requirements are satisfied, the  $\overline{DTACK}$  low-to-data setup time (#31) requirement can be ignored. The data must only satisfy the date-in clock-low setup time (#27) for the following cycle.
- When  $\overline{AS}$  and R/ $\overline{W}$  are equally loaded ( $\pm 20\%$ ), subtract 10 nanoseconds from the values given in these columns.
- The processor will negate  $\overline{BG}$  and begin driving the bus again if external arbitration logic negates  $\overline{BR}$  before asserting  $\overline{BGACK}$ .
- The minimum value must be met to guarantee proper operation. If the maximum value is exceeded,  $\overline{BG}$  may be reasserted.
- The falling edge of S6 triggers both the negation of the strobes ( $\overline{AS}$  and  $\overline{DS}$ ) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and

output signals. Refer to other functional descriptions and their related diagrams for device operation.




NOTES:

1. Setup time for the synchronous inputs  $\overline{BGACK}$ ,  $\overline{iPL}_{0-2}$  and  $\overline{VPA}$  guarantees their recognition at the next falling edge of the clock.
2.  $\overline{BR}$  need fall at this time only in order to insure being recognized at the end of this bus cycle.
3. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 3. Read Cycle Timing

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output

signals. Refer to other functional descriptions and their related diagrams for device operation.



NOTES:

1. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.
2. Because of loading variations, R/W may be valid after AS even though both are initiated by the rising edge of S2 (Specification 20A).


Figure 4. Write Cycle Timing

● HMCS6800 TIMING

Num.	Item	Symbol	Test Condition	6 MHz		8 MHz		10 MHz		12.5 MHz		Unit
				min	max	min	max	min	max	min	max	
12	Clock Low to $\overline{AS}$ , $\overline{DS}$ High	$t_{CLSH}$	Fig. 5, Fig. 6	-	80	-	70	-	55	-	50	ns
18	Clock High to $R/\overline{W}$ High	$t_{CHRH}$		0	80	0	70	0	60	0	60	ns
20	Clock High to $R/\overline{W}$ Low (Write)	$t_{CHRL}$		-	80	-	70	-	60	-	60	ns
23	Clock Low to Data Out Valid (Write)	$t_{CLDO}$		-	80	-	70	-	55	-	55	ns
27	Data In to Clock Low (Setup Time on Read)	$t_{DCL}$		25	-	15	-	10	-	10	-	ns
29	$\overline{AS}$ , $\overline{DS}$ High to Data In Invalid (Hold Time on Read)	$t_{SHDI}$		0	-	0	-	0	-	0	-	ns
40	Clock Low to $\overline{VMA}$ Low	$t_{CLVML}$		-	80	-	70	-	70	-	70	ns
41	Clock Low to E Transition	$t_{CLET}$		-	35	-	70	-	55	-	45	ns
42	E Output Rise and Fall Time	$t_{Er, f}$		-	25	-	25	-	25	-	25	ns
43	$\overline{VMA}$ Low to E High	$t_{VMLEH}$		240	-	200	-	150	-	90	-	ns
44	$\overline{AS}$ , $\overline{DS}$ High to $\overline{VPA}$ High	$t_{SHVPH}$		0	160	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	$t_{ELCAI}$		35	-	30	-	10	-	10	-	ns
47	Asynchronous Input Setup Time	$t_{ASI}$		25	-	20	-	20	-	20	-	ns
49 <sup>1</sup>	$\overline{AS}$ , $\overline{DS}$ High to E Low	$t_{SHEL}$		-80	-	-70	70	-55	55	-45	45	ns
50	E Width High	$t_{EH}$		600	-	450	-	350	-	280	-	ns
51	E Width Low	$t_{EL}$		900	-	700	-	550	-	440	-	ns
54	E Low to Data Out Invalid	$t_{ELDOI}$		40	-	30	-	20	-	15	-	ns

NOTE:


- The falling edge of S6 triggers both the negation of the strobes ( $\overline{AS}$  and  $x\overline{DS}$ ) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.



NOTE: This timing diagram is included for those who wish to design their own circuit to generate  $\overline{VMA}$ . It shows the best case possibly attainable.

Figure 5. HMCS6800 Timing – Best Case





NOTE: This timing diagram is included for those who wish to design their own circuit to generate  $\overline{VMA}$ . It shows the worst case possibly attainable.

Figure 6. HMCS6800 Timing – Worst Case

**BUS ARBITRATION**

Num.	Item	Symbol	Test Condition	6 MHz		8 MHz		10 MHz		12.5 MHz		Unit
				min	max	min	max	min	max	min	max	
7	Clock High to Address, Data Bus High Impedance	$t_{CHADZ}$	Fig. 7 ~ Fig. 9	–	100	–	80	–	70	–	60	ns
16	Clock High to Control Bus High Impedance	$t_{CHCZ}$		–	100	–	80	–	70	–	60	ns
33	Clock High to $\overline{BG}$ Low	$t_{CHGL}$		–	80	–	70	–	60	–	50	ns
34	Clock High to $\overline{BG}$ High	$t_{CHGH}$		–	80	–	70	–	60	–	50	ns
35	$\overline{BR}$ Low to $\overline{BG}$ Low	$t_{BR LGL}$		1.5	100ns +3.5	1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
36 <sup>1</sup>	$\overline{BR}$ High to $\overline{BG}$ High	$t_{BR HGH}$		1.5	100ns +3.5	1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
37	$\overline{BGACK}$ Low to $\overline{BG}$ High	$t_{GALGH}$		1.5	100ns +3.5	1.5	90ns +3.5	1.5	80ns +3.5	1.5	70ns +3.5	Clk.Per.
37A <sup>2</sup>	$\overline{BGACK}$ Low to $\overline{BR}$ High	$t_{GALBRH}$		20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	$\overline{BG}$ Low to Control, Address, Data Bus High Impedance ( $\overline{AS}$ High)	$t_{GLZ}$		–	100	–	80	–	70	–	60	ns
39	$\overline{BG}$ Width High	$t_{GH}$		1.5	–	1.5	–	1.5	–	1.5	–	Clk.Per.
46	$\overline{BGACK}$ Width Low	$t_{GAL}$		1.5	–	1.5	–	1.5	–	1.5	–	Clk.Per.
47	Asynchronous Input Setup Time	$t_{ASI}$		25	–	20	–	20	–	20	–	ns
57	$\overline{BGACK}$ High to Control Bus Driven	$t_{GABD}$		1.5	–	1.5	–	1.5	–	1.5	–	Clk.Per.
58 <sup>1</sup>	$\overline{BG}$ High to Control Bus Driven	$t_{GHBD}$		1.5	–	1.5	–	1.5	–	1.5	–	Clk.Per.

NOTES:

1. The processor will negate  $\overline{BG}$  and begin driving the bus again if external arbitration logic negates  $\overline{BR}$  before asserting  $\overline{BGACK}$ .
2. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded,  $\overline{BG}$  may be reasserted.

Figures 7, 8, and 9 depict the three bus arbitration cases that can arise. Figure 7 shows the timing where  $\overline{AS}$  is negated when the processor asserts  $\overline{BG}$  (Idle Bus Case). Figure 8 shows the timing where  $\overline{AS}$  is asserted when the processor asserts  $\overline{BG}$  (Active Bus Case). Figure 9 shows the timing where more than one bus master are requesting the bus. Refer to Bus Arbitration for a complete discussion of bus arbitration.

The waveforms shown in Figures 7, 8, and 9 should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.




Figure 7. Bus Arbitration Timing Diagram – Idle Bus Case




Figure 8. Bus Arbitration Timing Diagram – Active Bus Case





Figure 9. Bus Arbitration Timing Diagram – Multiple Bus Requests



■ INTRODUCTION

As shown in the programming model, the 68000 offers seventeen 32-bit registers in addition to the 32-bit program counter and a 16-bit status register. The first eight registers (D0 ~ D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) data operations. The second set of seven registers (A0 ~ A6) and the system stack pointer may be used as software stack pointers and base address registers. In addition, these registers may be used for word and long word address operations. All 17 registers may be used as index registers.

The status register contains the interrupt mask (eight levels available) as well as the condition codes; extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and/or in a supervisor (S) state.



Unused, read as zero.

● DATA TYPES AND ADDRESSING MODES

Five basic data types are supported. These data types are:

- (1) Bits
- (2) BCD Digits (4 bits)
- (3) Bytes (8 bits)
- (4) Word (16 bits)
- (5) Long Words (32 bits)

In addition, operations on other data types such as memory address, status word data, etc., are provided for in the instruction set.

The 14 addressing modes, shown in Table 1, includes six basic types:

- (1) Register Direct
- (2) Register Indirect
- (3) Absolute
- (4) Immediate
- (5) Program Counter Relative
- (6) Implied

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, offsetting and indexing. Program counter relative mode can also be modified via indexing and offsetting.

Programming Model




Table 1 Addressing Modes

Mode	Generation
<b>Register Direct Addressing</b>	
Data Register Direct	EA = Dn
Address Register Direct	EA = An
<b>Absolute Data Addressing</b>	
Absolute Short	EA = (Next Word)
Absolute Long	EA = (Next Two Words)
<b>Program Counter Relative Addressing</b>	
Relative with Offset	EA = (PC) + d <sub>16</sub>
Relative with Index and Offset	EA = (PC) + (Xn) + d <sub>8</sub>
<b>Register Indirect Addressing</b>	
Register Indirect	EA = (An)
Postincrement Register Indirect	EA = (AN), An ← An + N
Predecrement Register Indirect	An ← An - N, EA = (An)
Register Indirect with Offset	EA = (An) + d <sub>16</sub>
Indexed Register Indirect with Offset	EA = (An) + (Xn) + d <sub>8</sub>
<b>Immediate Data Addressing</b>	
Immediate	DATA = Next Word(s)
Quick Immediate	Inherent Data
<b>Implied Addressing</b>	
Implied Register	EA = SR, USP, SP, PC

(NOTES)

- EA = Effective Address
- An = Address Register
- Dn = Data Register
- Xn = Address or Data Register used as Index Register
- SR = Status Register
- PC = Program Counter
- ( ) = Contents of
- d<sub>8</sub> = Eight-bit Offset (displacement)
- d<sub>16</sub> = Sixteen-bit Offset (displacement)
- N = 1 for Byte, 2 for Words and 4 for Long Words. If An is the stack pointer and the operand size is byte, N=2 to keep the stack pointer on a word boundary.
- ← = Replaces



## REGISTER DESCRIPTION AND DATA ORGANIZATION

The following paragraphs describe the registers and data organization of the 68000.

### OPERAND SIZE

Operand sizes are defined as follows: a byte equals 8 bits, a word equals 16 bits, and a long word equals 32 bits. The operand size for each instruction is either explicitly encoded in the instruction or implicitly defined by the instruction operation. Implicit instructions support some subset of all three sizes.

### DATA ORGANIZATION IN REGISTERS

The eight data registers support data operands of 1, 8, 16, or 32 bits. The seven address registers together with the active stack pointer support address operands of 32 bits.

### DATA REGISTERS

Each data register is 32 bits wide. Byte operands occupy the low order 8 bits, word operands the low order 16 bits, and long word operands the entire 32 bits. The least significant bit is addressed as bit zero; the most significant bit is addressed as bit 31.

When a data register is used as either a source or destination operand, only the appropriate low-order portion is changed; the remaining high-order portion is neither used nor changed.

### ADDRESS REGISTERS

Each address register and the stack pointer is 32 bits wide and holds a full 32 bit address. Address registers do not support bit sized operands. Therefore, when an address register is used as a source operand, either the low order word or the entire long word operand is used depending upon the operation size. When an address register is used as the destination operand, the entire register is affected regardless of the operation size. If the operation size is word, any other operands are sign extended to 32 bits before the operation is performed.

### DATA ORGANIZATION IN MEMORY

Bytes are individually addressable with the high order byte having an even address the same as the word, as shown in Figure 10. The low order byte has an odd address that is one count higher than the word address. Instructions and multibyte data are accessed only on word (even byte) boundaries. If a long word datum is located at address  $n$  ( $n$  even), then the second word of that datum is located at address  $n + 2$ .

The data types supported by the 68000 are: bit data, integer data of 8, 16, or 32 bits, 32-bit addresses and binary coded decimal data. Each of these data types is put in memory, as shown in Figure 11. The numbers indicate the order in which the data would be accessed from the processor.




Figure 10 Word Organization in Memory




Figure 11 Data Organization in Memory

● **ADDRESSING**

Instructions for the 68000 contain two kinds of information: the type of function to be performed, and the location of the operand(s) on which to perform that function. The methods used to locate (address) the operand(s) are explained in the following paragraphs.

Instructions specify an operand location in one of three ways:

- Register Specification – the number of the register is given in the register field of the instruction.
- Effective Address – use of the different effective address modes.
- Implicit Reference – the definition of certain instructions implies the use of specific registers.

● **INSTRUCTION FORMAT**

Instructions are from one to five words in length, as shown in Figure 12. The length of the instruction and the operation to be performed is specified by the first word of the instruction which is called the operation word. The remaining words further specify the operands. These words are either immediate operands or extensions to the effective address mode specified in the operation word.

● **PROGRAM/DATA REFERENCES**

The 68000 separates memory references into two classes: program references, and data references. Program references, as the name implies, are references to that section of memory that

contains the program being executed. Data references refer to that section of memory that contains data. Operand reads are from the data space except in the case of the program counter relative addressing mode. All operand writes are to the data space.

● **REGISTER SPECIFICATION**

The register field within an instruction specifies the register to be used. Other fields within the instruction specify whether the register selected is an address or data register and how the register is to be used.

● **EFFECTIVE ADDRESS**

Most instructions specify the location of an operand by using the effective address field in the operation word. For example, Figure 13 shows the general format of the single effective address instruction operation word. The effective address is composed of two 3-bit fields: the mode field, and the register field. The value in the mode field selects the different address modes. The register field contains the number of a register.

The effective address field may require additional information to fully specify the operand. This additional information, called the effective address extension, is contained in the following word or words and is considered part of the instruction, as shown in Figure 12. The effective address modes are grouped into three categories: register direct, memory addressing, and special.




Figure 12 Instruction Format





Figure 13 Single-Effective-Address Instruction Operation Word General Format

**REGISTER DIRECT MODES**

These effective addressing modes specify that the operand is in one of the 16 multifunction registers.

**Data Register Direct**

The operand is in the data register specified by the effective address register field.




COMMENTS

- EA = Dn


- Machine Level Coding

MOVE D0, \$1F00



**Address Register Direct**

The operand is in the address register specified by the effective address register field.




COMMENTS


- EA = An

- Machine Level Coding

MOVE A4, \$201000




**EXAMPLE**



**COMMENTS**

- EA = An
- Address Register Sign Extended
- Machine Level Coding

MOVE \$201000, A4




**MEMORY ADDRESS MODES**

These effective addressing modes specify that the operand is in memory and provide the specific address of the operand.

**Address Register Indirect**

The address of the operand is in the address register specified by the register field. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.

**EXAMPLE**




**COMMENTS**

- EA = (An)

- Machine Level Coding


MOVE (A0), D0



**Address Register Indirect With Postincrement**

The address of the operand is in the address register specified by the register field. After the operand address is used, it is incremented by one, two, or four depending upon whether the size of the operand is byte, word, or long word. If the


address register is the stack pointer and the operand size is byte, the address is incremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.



**Address Register Indirect With Predecrement**

The address of the operand is in the address register specified by the register field. Before the operand address is used, it is decremented by one, two, or four depending upon whether the operand size is byte, word, or long word. If the address

register is the stack pointer and the operand size is byte, the address is decremented by two rather than one to keep the stack pointer on a word boundary. The reference is classified as a data reference.






**Address Register Indirect With Displacement**


This address mode requires one word of extension. The address of the operand is the sum of the address in the address

register and the sign-extended 16-bit displacement integer in the extension word. The reference is classified as a data reference with the exception of the jump to subroutine instructions.



**COMMENTS**


- EA = An + d<sub>16</sub>  
Where An → Pointer Register  
d<sub>16</sub> → 16-Bit Displacement
- d<sub>16</sub> Displacement is Sign Extended
- Machine Level Coding



**Address Register Indirect With Index**


This address mode requires one word of extension. The address of the operand is the sum of the address in the address register, the sign-extended displacement integer in the low order

eight bits of the extension word, and the contents of the index register. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.



**COMMENTS**

- EA = An + Rx + d<sub>8</sub>  
Where  
An → Pointer Register  
Rx → Designated Index Register,  
(Either Address Register or Data Register)  
d<sub>8</sub> → 8-Bit Displacement
- Rx & d<sub>8</sub> are Sign Extended
- Rx may be Word or Long Word  
Long Word may be Designated with Rx.L
- Machine Level Coding




**SPECIAL ADDRESS MODE**

The special address modes use the effective address register field to specify the special addressing mode instead of a register number.

**Absolute Short Address**

This address mode requires one word of extension. The address of the operand is the extension word. The 16-bit address is sign extended before it is used. The reference is classified as a data reference with the exception of the jump and jump to subroutine instructions.





**COMMENTS**

- EA = (Next Word)
- 16-Bit Word is Sign Extended

• Machine Level Coding

NOT.L \$2000




**COMMENTS**

- EA = (Next Word)
- 16-Bit Word is Sign Extended

• Machine Level Coding


MOVE \$1000, \$2000




**Absolute Long Address**

This address mode requires two words of extension. The address of the operand is developed by the concatenation of the extension words. The high-order part of the address is the

first extension word; the low-order part of the address is the second extension word. The reference is classified as a data reference with the exception of the jump and jump to sub-routine instructions.




COMMENTS  
 • EA = (Next Two Words)




**Program Counter With Displacement**

This address mode requires one word of extension. The address of the operand is the sum of the address in the program counter and the sign-extended 16-bit displacement integer in

the extension word. The value in the program counter is the address of the extension word. The reference is classified as a program reference.




COMMENTS  
 • EA = (PC) + d<sub>16</sub>  
 • d<sub>16</sub> is Sign Extended  
 • Machine Level Coding



**Program Counter With Index**

This address mode requires one word of extension. This address is the sum of the address in the program counter, the sign-extended displacement integer in the lower eight bits of the extension word, and the contents of the index register. The value in the program counter is the address of the extension word. This reference is classified as a program reference.

$$EA = (PC) + (Rx) + d_n$$




(NOTE)

Extension Word															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
D/A	Register	W/L	0	0	0	Displacement Integer									


D/A : Data Register = 0, Address Register = 1  
 Register : Index Register Number  
 W/L : Sign-extended, low order Word integer in Index Register = 0  
 Long Word in Index Register = 1

**EXAMPLE**



**COMMENTS**

- EA = (PC) + (Rx) + d<sub>n</sub>  
 Where  
 PC → Current Program Counter  
 Rx → Designated Index Register (Either Data or Address Register)  
 d<sub>n</sub> → 8-Bit Displacement
- Rx and d<sub>n</sub> are Sign Extended
- Rx may be Word or Long Word  
 Long Word is Designated with Rx.L
- Machine Level Coding



**Immediate Data**


This address mode requires either one or two words of extension depending on the size of the operation.

Byte operation – operand is low order byte of extension word


Word operation – operand is extension word

Long word operation – operand is in the two extension words, high-order 16 bits are in the first extension word, low-order 16 bits are in the second extension word.

**Extension Word**



**EXAMPLE**




**COMMENTS**


- Data = Next Word(s)
- Data is Sign Extended for Address Register but not Data Register

**Machine Level Coding**

`MOVE #$1000, A0`



**EXAMPLE**




**COMMENTS**

- Inherent Data
- Data is Sign Extended to Long Word
- Destination must be a Data Register

**Machine Level Coding**


`MOVEQ #$5A, D3`



**Condition Codes or Status Register**

A selected set of instructions may reference the status register by means of the effective address field. These are:


- ANDI to CCR
- ANDI to SR
- EORI to CCR
- EORI to SR
- ORI to CCR
- ORI to SR
- MOVE to CCR
- MOVE to SR
- MOVE from SR



**COMMENTS**

- EA = (Next Word)
- Note: This Example is a Privileged Instruction
- Machine Level Coding

MOVE \$1020, SR



**EFFECTIVE ADDRESS ENCODING SUMMARY**

Table 4 is a summary of the effective addressing modes discussed in the previous paragraphs.

Table 4 Effective Address Encoding Summary


Addressing Mode	Mode	Register
Data Register Direct	000	register number
Address Register Direct	001	register number
Address Register Indirect	010	register number
Address Register Indirect with Postincrement	011	register number
Address Register Indirect with Predecrement	100	register number
Address Register Indirect with Displacement	101	register number
Address Register Indirect with Index	110	register number
Absolute Short	111	000
Absolute Long	111	001
Program Counter with Displacement	111	010
Program Counter with Index	111	011
Immediate	111	100

stack pointer (SSP), the user stack pointer (USP), or the status register (SR).

**SYSTEM STACK**

The system stack is used implicitly by many instructions; user stacks and queues may be created and maintained through the addressing modes. Address register seven (A7) is the system stack pointer (SP). The system stack pointer is either the supervisor stack pointer (SSP) or the user stack pointer (USP), depending on the state of the S-bit in the status register. If the S-bit indicates supervisor state, SSP is the active system stack pointer, and the USP cannot be referenced as an address register. If the S-bit indicates user state, the USP is the active system stack pointer, and the SSP cannot be referenced. Each system stack fills from high memory to low memory.

**SYSTEM STACK POINTERS**



- Accessed when S = 0
- PC is Stacked on Subroutine Calls in User State
- \* Increasing Addresses

- Accessed when S = 1
- PC is Stacked on Subroutine Calls in Supervisor State
- Used for Exception Processing

**IMPLICIT REFERENCE**

Some instructions make implicit reference to the program counter (PC), the system stack pointer (SP), the supervisor

The address mode SP @- creates a new item on the active system stack, and the address mode SP @+ deletes an item from the active system stack.

The program counter is saved on the active system stack on subroutine calls, and restored from the active system stack on returns. On the other hand, both the program counter and the status register are saved on the supervisor stack during the processing of traps and interrupts. Thus, the correct execution of the supervisor state code is not dependent on the behavior of user code and user programs may use the user stack pointer arbitrarily.

In order to keep data on the system stack aligned properly, data entry on the stack is restricted so that data is always put in the stack on a word boundary. Thus byte data is pushed on or pulled from the system stack in the high order half of the word; the lower half is unchanged.

**USER STACKS**


User stacks can be implemented and manipulated by employing the address register indirect with postincrement and predecrement addressing modes. Using an address register (on of A0 through A6), the user may implement stacks which are filled either from high memory to low memory, or vice versa. The important things to remember are:

- using predecrement, the register is decremented before its contents are used as the pointer into the stack,
- using postincrement, the register is incremented after its contents are used as the pointer into the stack,
- byte data must be put on the stack in pairs when mixed with word or long data so that the stack will not get misaligned when the data is retrieved. Word and long accesses must be on word boundary (even) addresses.

Stack growth from high to low memory is implemented with

- An@- to push data on the stack,
- An@+ to pull data from the stack.


After either a push or a pull operation, register An points to the last (top) item on the stack. This is illustrated as:



Stack growth from low to high memory is implemented with

- An@+ to push data on the stack,
- An@- to pull data from the stack.

After either a push or a pull operation, register An points to the next available space on the stack. This is illustrated as:




**QUEUES**

User queues can be implemented and manipulated with the address register indirect with postincrement or predecrement addressing modes. Using a pair of address registers (two of A0 through A6), the user may implement queues which are filled either from high memory to low memory, or vice versa. Because queues are pushed from one end and pulled from the other, two registers are used: the put and get pointers.

Queue growth from low to high memory is implemented with

- Aput@+ to put data into the queue,
- Aget@+ to get data from the queue.

After a put operation, the put address register points to the next available space in the queue and the unchanged get address register points to the next item to remove from the queue. After a get operation, the get address register points to the next item to remove from the queue and the unchanged put address register points to the next available space in the queue. This is illustrated as:




If the queue is to be implemented as a circular buffer, the address register should be checked and, if necessary, adjusted before the put or get operation is performed. The address register is adjusted by subtracting the buffer length (in bytes).

Queue growth from high to low memory is implemented with

- Aput@- to put data into the queue,
- Aget@- to get data from the queue.

After a put operation, the put address register points to the last item put in the queue, and the unchanged get address register points to the last item removed from the queue. After a get operation, the get address register points to the last item removed from the queue and the unchanged put address register points to the last item put in the queue. This is illustrated as:



If the queue is to be implemented as a circular buffer, the get or put operation should be performed first, and then the address register should be checked and, if necessary, adjusted. The address register is adjusted by adding the buffer length (in bytes).

■ INSTRUCTION SET SUMMARY

The following paragraphs contain an overview of the form and structure of the 68000 instruction set. The instructions form a set of tools that include all the machine functions to perform the following operations:

- Data Movement
- Integer Arithmetic
- Logical
- Shift and Rotate
- Bit Manipulation
- Binary Coded Decimal
- Program Control
- System Control

The complete range of instruction capabilities combined with the flexible addressing modes described previously provide a very flexible base for program development.

● DATA MOVEMENT OPERATIONS

The basic method of data acquisition (transfer and storage) is provided by the move (MOVE) instruction. The move instruction and the effective addressing modes allow both address and data manipulation. Data move instructions allow byte, word, and long word operands to be transferred from memory to memory, memory to register, register to memory, and register to memory, and register to register. Address move instructions allow word and long word operand transfers and ensure that only legal address manipulations are executed. In addition to the general move instruction there are several special data movement instructions: move multiple registers (MOVEM), move peripheral data (MOVEP), exchange registers (EXG), load effective address (LEA), push effective address (PEA),

link stack (LINK), unlink stack (UNLK), and move quick (MOVEQ). Table 5 is a summary of the data movement operations.

Table 5 Data Movement Operations

Instruction	Operand Size	Operation
EXG	32	Rx ↔ Ry
LEA	32	EA → An
LINK	—	(An → -(SP) SP → An; SP + d → SP
MOVE	8, 16, 32	(EA)s → EAd
MOVEM	16, 32	(EA) → An, Dn An, Dn → EA
MOVEP	16, 32	(EA) → Dn Dn → EA
MOVEQ	8	#xxx → Dn
PEA	32	EA → -(SP)
SWAP	32	Dn[31:16] ↔ Dn[15:0]
UNLK	—	(An → Sp; (SP) + → An

(NOTES)

- s = source
- d = destination
- [ ] = bit numbers
- ( ) = indirect with predecrement
- ( ) + = indirect with postincrement
- # = immediate data

● INTEGER ARITHMETIC OPERATIONS

The arithmetic operations include the four basic operations of add (ADD), subtract (SUB), multiply (MUL), and divide (DIV) as well as arithmetic compare (CMP), clear (CLR), and negate (NEG). The add and subtract instructions are available for both address and data operations, with data operations accepting all operand sizes. Address operations are limited to legal address size operands (16 or 32 bits). Data, address, and memory compare operations are also available. The clear and negate instructions may be used on all sizes of data operands.

The multiply and divide operations are available for signed and unsigned operands using word multiply to produce a long word product, and a long word dividend with word divisor to produce a word quotient with a word remainder.

Multiprecision and mixed size arithmetic can be accomplished using a set of extended instructions. These instructions are: add extended (ADDX), subtract extended (SUBX), sign extend (EXT), and negate binary with extend (NEGX).

A test operand (TST) instruction that will set the condition codes as a result of a compare of the operand with zero is also available. Test and set (TAS) is a synchronization instruction useful in multiprocessor systems. Table 6 is a summary of the integer arithmetic operations.



Table 6 Integer Arithmetic Operations

Instruction	Operand Size	Operation
ADD	8, 16, 32	$D_n + (EA) \rightarrow D_n$ $(EA) + D_n \rightarrow EA$
	16, 32	$(EA) + \#xxx \rightarrow EA$ $AN + (EA) \rightarrow AN$
ADDX	8, 16, 32 16, 32	$D_x + D_y + X \rightarrow D_x$ $-(Ax) + -(Ay) + X \rightarrow (Ax)$
CLR	8, 16, 32	$(EA) \rightarrow MPU$ $0 \rightarrow EA$
CMP	8, 16, 32	$D_n - (EA)$ $(EA) - \#xxx$
	16, 32	$(Ax) + -(Ay) +$ $An - (EA)$
DIVS	32 ÷ 16	$D_n \div (EA) \rightarrow D_n$
DIVU	32 ÷ 16	$D_n \div (EA) \rightarrow D_n$
EXT	8 → 16	$(D_n)_8 \rightarrow D_{n16}$
	16 → 32	$(D_n)_{16} \rightarrow D_{n32}$
MULS	16×16 → 32	$D_n \times (EA) \rightarrow D_n$
MULU	16×16 → 32	$D_n \times (EA) \rightarrow D_n$
NEG	8, 16, 32	$0 - (EA) \rightarrow EA$
NEGX	8, 16, 32	$0 - (EA) - X - EA$
SUB	8, 16, 32	$D_n - (EA) \rightarrow D_n$ $(EA) - D_n \rightarrow EA$
	16, 32	$(EA) - \#xxx \rightarrow EA$ $An - (EA) \rightarrow An$
SUBX	8, 16, 32	$D_x - D_y - X \rightarrow D_x$ $-(Ax) - -(Ay) - X \rightarrow (Ax)$
TAS	8	$(EA) - 0, 1 \rightarrow EA[7]$
TST	8, 16, 32	$(EA) - 0$

(NOTE) [ ] = bit number  
 - ( ) = indirect with predecrement  
 ( ) + = indirect with postincrement  
 # = immediate data

• LOGICAL OPERATIONS

Logical operation instructions AND, OR, EOR, and NOT are available for all sizes of integer data operands. A similar set of immediate instructions (ANDI, ORI, and EORI) provide these logical operations with all sizes of immediate data. Table 7 is a summary of the logical operations.

Table 7 Logical Operations

Instruction	Operand Size	Operation
AND	8, 16, 32	$D_n \wedge (EA) \rightarrow D_n$ $(EA) \wedge D_n \rightarrow EA$ $(EA) \wedge \#xxx \rightarrow EA$
OR	8, 16, 32	$D_n \vee (EA) \rightarrow D_n$ $(EA) \vee D_n \rightarrow EA$ $(EA) \vee \#xxx \rightarrow EA$
EOR	8, 16, 32	$(EA) \oplus D_y \rightarrow EA$ $(EA) \oplus \#xxx \rightarrow EA$
NOT	8, 16, 32	$\sim (EA) \rightarrow EA$

(NOTE) ~ = invert  
 ∨ = logical OR  
 # = immediate data  
 ∧ = logical AND  
 ⊕ = exclusive OR

• SHIFT AND ROTATE OPERATIONS

Shift operations in both directions are provided by the arithmetic instructions ASR and ASL and logical shift instructions LSR and LSL. The rotate instructions (with and without extend) available are ROXR, ROXL, ROR, and ROL. All

shift and rotate operations can be performed in either registers or memory. Register shifts and rotates support all operand sizes and allow a shift count specified in the instruction of one to eight bits, or 0 to 63 specified in a data register.

Memory shifts and rotates are for word operands only and allow only single-bit shifts or rotates. Table 8 is a summary of the shift and rotate operations.

Table 8 Shift and Rotate Operations

Instruction	Operand Size	Operation
ASL	8, 16, 32	
ASR	8, 16, 32	
LSL	8, 16, 32	
LSR	8, 16, 32	
ROL	8, 16, 32	
ROR	8, 16, 32	
ROXL	8, 16, 32	
ROXR	8, 16, 32	

• BIT MANIPULATION OPERATIONS

Bit manipulation operations are accomplished using the following instructions: bit test (BTST), bit test and set (BSET), bit test and clear (BCLR), and bit test and change (BCHG). Table 9 is a summary of the bit manipulation operations. (Bit 2 of the status register is Z.)

Table 9 Bit Manipulation Operations

Instruction	Operand Size	Operation
BTST	8, 32	$\sim$ bit of $(EA) \rightarrow Z$
BSET	8, 32	$(\sim$ bit of $(EA) \rightarrow Z;$ $1 \rightarrow$ bit of $EA$
BCLR	8, 32	$(\sim$ bit of $(EA) \rightarrow Z;$ $0 \rightarrow$ bit of $EA$
BCHG	8, 32	$(\sim$ bit of $(EA) \rightarrow Z;$ $\sim$ bit of $(EA) \rightarrow$ bit of $EA$

(Note) ~ = invert

• BINARY CODED DECIMAL OPERATIONS

Multiprecision arithmetic operations on binary coded decimal numbers are accomplished using the following instructions: add decimal with extend (ABCD), subtract decimal with extend (SBCD), and negate decimal with extend (NBCD). Table 10 is a summary of the binary coded decimal operations.

Table 10 Binary Coded Decimal Operations

Instruction	Operand Size	Operation
ABCD	8	$Dx_{10} + Dy_{10} + X \rightarrow Dx$ $-(Ax)_{10} + -(Ay)_{10} + X \rightarrow (Ax)$
SBCD	8	$Dx_{10} - Dy_{10} - X \rightarrow Dx$ $-(Ax)_{10} - -(Ay)_{10} - X \rightarrow (Ax)$
NBCD	8	$0 - (EA)_{10} - X \rightarrow EA$

- ( ) = indirect with predecrement

● PROGRAM CONTROL OPERATIONS

Program control operations are accomplished using a series of conditional and unconditional branch instructions and return instructions. These instructions are summarized in Table 11.

The conditional instructions provide setting and branching for the following conditions:

- CC — carry clear
- CS — carry set
- EQ — equal
- F — never true
- GE — greater or equal
- GT — greater than
- HI — high
- LE — less or equal
- LS — low or same
- LT — less than
- MI — minus
- NE — not equal
- PL — plus
- T — always true
- VC — no overflow
- VS — overflow

Table 11 Program Control Operations

Instruction	Operation
<b>Conditional</b>	
BCC	Branch conditionally (14 conditions) 8- and 16-bit displacement
DBCC	Test condition, decrement, and branch 16-bit displacement
S <sub>CC</sub>	Set byte conditionally (16 conditions)
<b>Unconditional</b>	
BRA	Branch always 8- and 16-bit displacement
BSR	Branch to subroutine 8- and 16-bit displacement
JMP	Jump
JSR	Jump to subroutine
<b>Returns</b>	
RTR	Return and restore condition codes
RTS	Return from subroutine

● SYSTEM CONTROL OPERATIONS


System control operations are accomplished by using privileged instructions, trap generating instructions, and instructions that use or modify the status register. These instructions are summarized in Table 12.

Table 12 System Control Operations


Instruction	Operation
<b>Privileged</b>	
RESET	Reset external devices
RTE	Return from exception
STOP	Stop program execution
ORI to SR	Logical OR to status register
MOVE USP	Move user stack pointer
ANDI to SR	Logical AND to status register
EORI to SR	Logical EOR to status register
MOVE EA to SR	Load new status register
<b>Trap Generating</b>	
TRAP	Trap
TRAPV	Trap on overflow
CHK	Check register against bounds
<b>Status Register</b>	
ANDI to CCR	Logical AND to condition codes
EORI to CCR	Logical EOR to condition codes
MOVE EA to CCR	Load new condition codes
ORI to CCR	Logical OR to condition codes
MOVE SR to EA	Store status register

● BRANCH INSTRUCTION ADDRESSING


BRANCH INSTRUCTION FORMAT




RELATIVE, FORWARD REFERENCE, 8-BIT OFFSET



RELATIVE, BACKWARD REFERENCE 8-BIT OFFSET



RELATIVE, FORWARD REFERENCE 16-BIT OFFSET



**■ SIGNAL AND BUS OPERATION DESCRIPTION**

The following paragraphs contain a brief description of the input and output signals. A discussion of bus operation during the various machine cycles and operations is also given.

(NOTE) The terms **assertion** and **negation** will be used extensively. This is done to avoid confusion when dealing with a mixture of "active-low" and "active-high" signals. The term assert or assertion is used to indicate that a signal is active or true independent of whether that voltage is low or high. The term negate or negation is used to indicate that a signal is inactive or false.

**● SIGNAL DESCRIPTION**

The input and output signals can be functionally organized into the groups shown in Figure 14. The following paragraphs provide a brief description of the signals and also a reference (if applicable) to other paragraphs that contain more detail about the function being performed.




Figure 14 Input and Output Signals

**ADDRESS BUS (A<sub>1</sub> through A<sub>23</sub>)**

This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A<sub>1</sub>, A<sub>2</sub>, and A<sub>3</sub> provide information about what level interrupt is being serviced while address lines A<sub>4</sub> through A<sub>23</sub> are all set to a logic high.

**DATA BUS (D<sub>0</sub> through D<sub>15</sub>)**

This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, an external device supplies the vector number on data lines D<sub>0</sub> through D<sub>7</sub>.

**ASYNCHRONOUS BUS CONTROL**

Asynchronous data transfer are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

**Address Strobe ( $\overline{AS}$ )**

This signal indicates that there is a valid address on the address bus.

**Read/Write ( $R/\overline{W}$ )**

This signal defines the data bus transfer as a read or write cycle. The  $R/\overline{W}$  signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

**Upper and Lower Data Strokes ( $\overline{UDS}$ ,  $\overline{LDS}$ )**

These signals control the data on the data bus, as shown in Table 13. When the  $R/\overline{W}$  line is high, the processor will read from the data bus as indicated. When the  $R/\overline{W}$  line is low, the processor will write to the data bus as shown.

Table 13 Data Strobe Control of Data Bus

UDS	LDS	R/ $\overline{W}$	D <sub>8</sub> ~ D <sub>15</sub>	D <sub>0</sub> ~ D <sub>7</sub>
High	High	—	No valid data	No valid data
Low	Low	High	Valid data bits 8 ~ 15	Valid data bits 0 ~ 7
High	Low	High	No valid data	Valid data bits 0 ~ 7
Low	High	High	Valid data bits 8 ~ 15	No valid data
Low	Low	Low	Valid data bits 8 ~ 15	Valid data bits 0 ~ 7
High	Low	Low	Valid data bits 0 ~ 7*	Valid data bits 0 ~ 7
Low	High	Low	Valid data bits 8 ~ 15	Valid data bits 8 ~ 15*

\* These conditions are a result of current implementation and may not appear on future devices.

**Data Transfer Acknowledge ( $\overline{DTACK}$ )**

This input indicates that the data transfer is completed. When the processor recognizes  $\overline{DTACK}$  during a read cycle, data is latched and the bus cycle terminated. When  $\overline{DTACK}$  is recognized during a write cycle, the bus cycle is terminated. (Refer to ASYNCHRONOUS VERSUS SYNCHRONOUS OPERATION)

**BUS ARBITRATION CONTROL**

These three signals form a bus arbitration circuit to determine which device will be the bus master device.

**Bus Request ( $\overline{BR}$ )**

This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

**Bus Grant ( $\overline{BG}$ )**

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

**Bus Grand Acknowledge ( $\overline{BGACK}$ )**

This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

- (1) A Bus Grant has been received
- (2) Address Strobe is inactive which indicates that the microprocessor is not using the bus
- (3) Data Transfer Acknowledge is inactive which indicates

- that neither memory nor peripherals are using the bus
- (4) Bus Grant Acknowledge is inactive which indicates that no other device is still claiming bus mastership.

#### INTERRUPT CONTROL ( $\overline{IPL}_0$ , $\overline{IPL}_1$ , $\overline{IPL}_2$ )

These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. Level seven can not be masked. The least significant bit is given in  $\overline{IPL}_0$  and the most significant bit is contained in  $\overline{IPL}_2$ . These lines must remain stable until the processor signals interrupt acknowledge ( $FC_0 \sim FC_2$  are all high) to insure that the interrupt is recognized.

#### SYSTEM CONTROL

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

#### Bus Error ( $\overline{BERR}$ )

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

- (1) Nonresponding devices
- (2) Interrupt vector number acquisition failure
- (3) Illegal access request as determined by a memory management unit
- (4) Other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or if the current bus cycle should be retried.

Refer to **BUS ERROR AND HALT OPERATION** paragraph for additional information about the interaction of the bus error and halt signals.

#### Reset ( $\overline{RES}$ )

This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external HALT and RESET signals applied at the same time. Refer to **RESET OPERATION** paragraph for additional information about reset operation.

#### Halt ( $\overline{HALT}$ )

When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state. Refer to **BUS ERROR AND HALT OPERATION** paragraph for additional information about the interaction between the halt and bus error signals.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

#### HMCS6800 PERIPHERAL CONTROL

These control signals are used to allow the interfacing of synchronous HMCS6800 peripheral devices with the asynchronous 68000. These signals are explained in the following paragraphs.

#### Enable (E)

This signal is the standard enable signal common to all HMCS6800 type peripheral devices. The period for this output is ten 68000 clock periods (six clocks low; four clocks high). Enable is generated by an internal ring counter which may come up in any state (i.e., at power on, it is impossible to guarantee phase relationship of E to CLK), E is a free-running clock and runs regardless of the state of the bus on the MPU.

#### Valid Peripheral Address ( $\overline{VPA}$ )

This input indicates that the device or region addressed is a HMCS6800 family device and that data transfer should be synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt. Refer to **INTERFACE WITH HMCS6800 PERIPHERALS**.

#### Valid Memory Address ( $\overline{VMA}$ )

This output is used to indicate to HMCS6800 peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (VPA) input which indicates that the peripheral is a HMCS6800 family device.

#### PROCESSOR STATUS ( $FC_0$ , $FC_1$ , $FC_2$ )

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 14. The information indicated by the function code outputs is valid whenever address strobe ( $\overline{AS}$ ) is active.

Table 14 Function Code Outputs

$FC_2$	$FC_1$	$FC_0$	Cycle Type
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Supervisor Data
High	High	Low	Supervisor Program
High	High	High	Interrupt Acknowledge

#### CLOCK (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input should not be gated off at any time, and the clock signal must conform to minimum and maximum pulse width time.

#### SIGNAL SUMMARY

Table 15 is a summary of all the signals discussed in the previous paragraphs.

#### ● BUS OPERATION

The following paragraphs explain control signal and bus operation during data transfer operations, bus arbitration, bus error and halt conditions, and reset operation.

Table 15 Signal Summary

Signal Name	Mnemonic	Input/Output	Active State	Three State	
				On BGACK	On HALT
Address Bus	A <sub>1</sub> ~ A <sub>23</sub>	output	high	yes	yes
Data Bus	D <sub>0</sub> ~ D <sub>15</sub>	input/output	high	yes	yes
Address Strobe	$\overline{AS}$	output	low	yes	no
Read/Write	R/W	output	read-high write-low	yes	no
Upper and Lower Data Strobes	$\overline{UDS}$ , $\overline{LDS}$	output	low	yes	no
Data Transfer Acknowledge	$\overline{DTACK}$	input	low	no	no
Bus Request	$\overline{BR}$	input	low	no	no
Bus Grant	$\overline{BG}$	output	low	no	no
Bus Grant Acknowledge	BGACK	input	low	no	no
Interrupt Priority Level	$\overline{IPL_0}$ , $\overline{IPL_1}$ , $\overline{IPL_2}$	input	low	no	no
Bus Error	$\overline{BERR}$	input	low	no	no
Reset	$\overline{RES}$	input/output	low	no*	no*
Halt	$\overline{HALT}$	input/output	low	no*	no*
Enable	E	output	high	no	no
Valid Memory Address	$\overline{VMA}$	output	low	yes	no
Valid Peripheral Address	$\overline{VPA}$	input	low	no	no
Function Code Output	FC <sub>0</sub> , FC <sub>1</sub> , FC <sub>2</sub>	output	high	yes	no
Clock	CLK	input	high	no	no
Power Input	V <sub>CC</sub>	input	—	—	—
Ground	V <sub>SS</sub>	input	—	—	—

\* Open drain

## DATA TRANSFER OPERATIONS

Transfer of data between devices involve the following leads:

- (1) Address Bus A<sub>1</sub> through A<sub>23</sub>
- (2) Data Bus D<sub>0</sub> through D<sub>15</sub>
- (3) Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and read-modify-write cycles. The indivisible read-modify-write cycle is the method used by the 68000 for interlocked multiprocessor communications.

### Read Cycle

During a read cycle, the processor receives data from memory or a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or double word) operation, the processor reads both upper and lower bytes simultaneously by asserting both upper and lower data strobes. When the instruction specifies byte operation, the processor uses an internal A<sub>0</sub> bit to determine which byte to read and then issues the data strobe required for that byte. For bytes operations, when the A<sub>0</sub> bit equals zero, the upper data strobe is issued. When the A<sub>0</sub> bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

A word read cycle flow chart is given in Figure 15. A byte

read cycle flow chart is given in Figure 16. Read cycle timing is given in Figure 17. Figure 18 details word and byte read cycle operations. Refer to these illustrations during the following detailed.

At state zero (S<sub>0</sub>) in the read cycle, the address bus (A<sub>1</sub> through A<sub>23</sub>) is in the high impedance state. A function code is asserted on the function code output line (FC<sub>0</sub> through FC<sub>2</sub>). The read/write (R/W) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe ( $\overline{AS}$ ) is asserted to indicate that there is a valid address on the address bus and the upper and lower data strobe ( $\overline{UDS}$ ,  $\overline{LDS}$ ) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge ( $\overline{DTACK}$ ).

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address bus is held valid through state 7 to allow for static memory operation and signal skew.




Figure 15 Word Read Cycle Flow Chart




Figure 16 Byte Read Cycle Flow Chart




Figure 17 Read and Write Cycle Timing Diagram




Figure 18 Word and Byte Read Cycle Timing Diagram

The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the address or data strobes. Note that the data bus might not become free and data transfer acknowledge might not be removed until state 0 or 1.

When address strobe is negated, the slave device is released. Note that a slave device must remain selected as long as address strobe is asserted to ensure the correct functioning of the read-modify-write cycle.

**Write Cycle**

During a write cycle, the processor sends data to memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal A<sub>0</sub> bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the A<sub>0</sub> bit equals zero, the upper data strobe is issued. When the A<sub>0</sub> bit equals one, the lower data strobe is issued. A word write cycle flow chart is given in Figure 19. A byte write cycle flow chart is given in Figure 20. Write cycle timing is given in Figure 17. Figure 21 details word and byte write cycle operation. Refer to these illustrations during the following detailed discussion.

At state zero (S<sub>0</sub>) in the write cycle, the address bus (A<sub>1</sub> through A<sub>23</sub>) is in the high impedance state. A function code is asserted on the function code output line (FC<sub>0</sub> through FC<sub>2</sub>).

(NOTE) The read/write (R/W) signal remains high until state 2 to prevent bus conflicts with preceding read cycles. The data bus is not driven until state 3.

One half clock later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. During state 2, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 3.

In state 4, the data strobes are asserted as required to indicate that the data bus is stable. The selected device uses the read/write signal and the data strobes to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored the data.

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge.

During state 7, address strobe and the upper and/or lower data strobes are negated. The address and data buses are held valid through state 7 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 7 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper and/or lower data strobe. The slave device must remove its data transfer acknowledge within one clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 7 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated, the slave device is released.






Figure 19 Word Write Cycle Flow Chart




Figure 20 Byte Write Cycle Flow Chart




Figure 21 Word and Byte Write Cycle Timing Diagram

### Read-Modify-Write Cycle

The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the 68000 this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the read-modify-write cycle and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations. A read-modify-write cycle flow chart is given in Figure 22 and a timing diagram is given in Figure 23. Refer to these illustrations during the following detailed discussions.

At state zero (S0) in the read-modify-write cycle, the address bus (A<sub>1</sub> through A<sub>23</sub>) is in the high impedance state. A function code is asserted on the function code output line (FC<sub>0</sub> through FC<sub>2</sub>). The read/write (R/W) signal is switched high to indicate a read cycle. One half clock cycle later, at state 1, the address bus is released from the high impedance state. The function code outputs indicate which address space that this cycle will operate on.

In state 2, the address strobe (AS) is asserted to indicate that there is a valid address on the address bus and the upper or lower data strobe (UDS, LDS) is asserted as required. The memory or peripheral device uses the address bus and the address strobe to determine if it has been selected. The selected device uses the read/write signal and the data strobe to place its information on the data bus. Concurrent with placing data on the data bus, the selected device asserts data transfer acknowledge (DTACK).

Data transfer acknowledge must be present at the processor at the start of state 5 or the processor will substitute wait states for states 5 and 6. State 5 starts the synchronization of the returning data transfer acknowledge. At the end of state 6 (beginning of state 7) incoming data is latched into an internal data bus holding register.

During state 7, the upper or lower data strobe is negated. The address bus, address strobe, read/write signal, and function code outputs remain as they were in preparation for the write portion of the cycle. The slave device keeps its data asserted until it detects the negation of the upper or lower data strobe. The slave device must remove its data and data transfer acknowledge within one clock period of recognizing the negation of the data strobes. Internal modification of data may occur from state 8 to state 11.

(NOTE) The read/write signal remains high until state 14 to prevent bus conflicts with the preceding read portion of the cycle and the data bus is not asserted by the processor until state 15.

In state 14, the read/write signal is switched low to indicate a write cycle. When external processor data bus buffers are required, the read/write line provides sufficient directional control. Data is not asserted during this state to allow sufficient turn around time for external data buffers (if used). Data is asserted onto the data bus during state 15.

In state 16, the data strobe is asserted as required to indicate

that the data bus is stable. The selected device uses the read/write signal and the data strobe to take its information from the data bus. The selected device asserts data transfer acknowledge (DTACK) when it has successfully stored its data.

Data transfer acknowledge must be present at the processor at the start of state 17 or the processor will substitute wait states for states 17 and 18. State 17 starts the synchronization of the returning data transfer acknowledge for the write portion of the cycle. The bus interface circuitry issues requests for subsequent internal cycles during state 18.

During state 19, address strobe and the upper or lower data strobe is negated. The address and data buses are held valid through state 19 to allow for static memory operation and signal skew. The read/write signal and the function code outputs also remain valid through state 19 to ensure a correct transfer operation. The slave device keeps its data transfer acknowledge asserted until it detects the negation of either the address strobe or the upper or lower data strobe. The slave device must remove its data transfer acknowledge within one clock period after recognizing the negation of the address or data strobes. Note that the processor releases the data bus at the end of state 19 but that data transfer acknowledge might not be removed until state 0 or 1. When address strobe is negated the slave device is released.

### BUS ARBITRATION

Bus arbitration is a technique used by master-type devices to request, be granted, and acknowledge bus mastership. In its simplest form, it consists of:

- (1) Asserting a bus mastership request.
- (2) Receiving a grant that the bus is available at the end of the current cycle.
- (3) Acknowledging that mastership has been assumed.

Figure 24 is a flow chart showing the detail involved in a request from a single device. Figure 25 is a timing diagram for the same operations. This technique allows processing of bus requests during data transfer cycles.

The timing diagram shows that the bus request is negated at the time that an acknowledge is asserted. This type of operation would be true for a system consisting of the processor and one device capable of bus mastership. In systems having a number of devices capable of bus mastership, the bus request line from each device is wire ORed to the processor. In this system, it is easy to see that there could be more than one bus request being made. The timing diagram shows that the bus grant signal is negated a few clock cycles after the transition of the acknowledge (BGACK) signal.

However, if the bus requests are still pending, the processor will assert another bus grant within a few clock cycles after it was negated. This additional assertion of bus grant allows external arbitration circuitry to select the next bus master before the current bus master has completed its requirements. The following paragraphs provide additional information about the three steps in the arbitration process.




Figure 22 Read-Modify-Write Cycle Flow Chart




Figure 23 Read-Modify-Write Cycle Timing Diagram




Figure 24 Bus Arbitration Cycle Flow Chart

### Requesting the Bus

External devices capable of becoming bus masters request the bus by asserting the bus request ( $\overline{BR}$ ) signal. This is a wire ORed signal (although it need not be constructed from open collector devices) that indicates to the processor that some external device requires control of the external bus. The processor is effectively at a lower bus priority level than the external device and will relinquish the bus after it has completed the last bus cycle it has started.

When no acknowledge is received before the bus request signal goes inactive, the processor will continue processing when it detects that the bus request is inactive. This allows ordinary processing to continue if the arbitration circuitry responded to noise inadvertently.

### Receiving the Bus Grant

The processor asserts bus grant ( $\overline{BG}$ ) as soon as possible. Normally this is immediately after internal synchronization. The only exception to this occurs when the processor has made an internal decision to execute the next bus cycle but has not progressed far enough into the cycle to have asserted the address strobe ( $\overline{AS}$ ) signal. In this case, bus grant will not be asserted until one clock after address strobe is asserted to indicate to external devices that a bus cycle is being executed.

The bus grant signal may be routed through a daisy-chained network or through a specific priority-encoded network. The processor is not affected by the external method of arbitration as long as the protocol is obeyed.

### Acknowledgement of Mastership

Upon receiving a bus grant, the requesting device waits until address strobe, data transfer acknowledge, and bus grant acknowledge are negated before issuing its own  $\overline{BGACK}$ . The negation of the address strobe indicates that the previous master has completed its cycle, the negation of bus grant acknowledge indicates that the previous master has released the bus. (While address strobe is asserted no device is allowed to "break into" a cycle.) The negation of data transfer acknowledge indicates the previous slave has terminated its connection to the previous master. Note that in some applications data




Figure 25 Bus Arbitration Cycle Timing Diagram

transfer acknowledge might not enter into this function. General purpose devices would then be connected such that they were only dependent on address strobe. When bus grant acknowledge is issued the device is bus master until it negates bus grant acknowledge. Bus grant acknowledge should not be negated until after the bus cycle(s) is (are) completed. Bus mastership is terminated at the negation of bus grant acknowledge.

The bus request from the granted device should be dropped after bus grant acknowledge is asserted. If a bus request is still pending, another bus grant will be asserted within a few clocks of the negation of bus grant. Refer to Bus Arbitration Control section. Note that the processor does not perform any external bus cycles before it re-asserts bus grant.

**BUS ARBITRATION CONTROL**

The bus arbitration control unit in the 68000 is implemented with a finite state machine. A state diagram of this machine is shown in Figure 26. All asynchronous signals to the 68000 are synchronized before being used internally. This synchronization is accomplished in a maximum of one cycle of the system clock, assuming that the asynchronous input setup time (#47) has


been met (see Figure 27). The input signal is sampled on the falling edge of the clock and is valid internally after the next falling edge.

As shown in Figure 26, input signals labeled R and A are internally synchronized on the bus request and bus grant acknowledge pins respectively. The bus grant output is labeled G and the internal three-state control signal T. If T is true, the address, data, function code line, and control buses are placed in a high-impedance state when  $\overline{AS}$  is negated. All signals are shown in positive logic (active high) regardless of their true active voltage level.

State changes (valid outputs) occur on the next rising edge after the internal signal is valid.

A timing diagram of the bus arbitration sequence during a processor bus cycle is shown in Figure 28. The bus arbitration sequence while the bus is inactive (i.e., executing internal operations such as a multiply instruction) is shown in Figure 29.

If a bus request is made at a time when the MPU has already begun a bus cycle but  $\overline{AS}$  has not been asserted (bus state S0),  $\overline{BG}$  will not be asserted on the next rising edge. Instead,  $\overline{BG}$  will be delayed until the second rising edge following its internal assertion. This sequence is shown in Figure 30.



R = Bus Request Internal  
 A = Bus Grant Acknowledge Internal  
 G = Bus Grant  
 T = Three-State Control to Bus Control Logic\*\*  
 X = Don't Care

- \* State machine will not change state if bus is in S0. Refer to BUS ARBITRATION CONTROL for additional information.
- \*\* The address bus will be placed in the high impedance state if T is asserted and  $\overline{AS}$  is negated.

Figure 26 State Diagram of 68000 Bus Arbitration Unit




Figure 27 Timing Relationship of External Asynchronous Inputs to Internal Signals




Figure 28 Bus Arbitration During Processor Bus Cycle




Figure 29 Bus Arbitration with Bus Inactive




Figure 30 Bus Arbitration During Processor Bus Cycle Special Case

### BUS ERROR AND HALT OPERATION

In a bus architecture that requires a handshake from an external device, the possibility exists that the handshake might not occur. Since different systems will require a different maximum response time, a bus error input is provided. External circuitry must be used to determine the duration between address strobe and data transfer acknowledge before issuing a bus error signal. When a bus error signal is received, the processor has two options: initiate a bus error exception sequence or try running the bus cycle again.

#### Exception Sequence

When the bus error signal is asserted, the current bus cycle is terminated. If  $\overline{\text{BERR}}$  is asserted before the falling edge of S2,  $\overline{\text{AS}}$  will be negated in S7 in either a read or write cycle. As long as  $\overline{\text{BERR}}$  remains asserted, the data and address buses will be in the high-impedance state. When  $\overline{\text{BERR}}$  is negated, the processor will begin stacking for exception processing. Figure 31 is a timing diagram for the exception sequence. The sequence is composed of the following elements.

- (1) Stacking the program counter and status register
- (2) Stacking the error information
- (3) Reading the bus error vector table entry
- (4) Executing the bus error handler routine

The stacking of the program counter and the status register is the same as if an interrupt had occurred. Several additional

items are stacked when a bus error occurs. These items are used to determine the nature of the error and correct it, if possible. The bus error vector is vector number two located at address \$000008. The processor loads the new program counter from this location. A software bus error handler routine is then executed by the processor. Refer to **EXCEPTION PROCESSING** for additional information.

#### Re-Running the Bus Cycle

When, during a bus cycle, the processor receives a bus error signal and the halt pin is being driven by an external device, the processor enters the re-run sequence. Figure 32 is a timing diagram for re-running the bus cycle.

The processor terminates the bus cycle, then puts the address and data output lines in the high-impedance state. The processor remains "halted," and will not run another bus cycle until the halt signal is removed by external logic. Then the processor will re-run the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same controls. The bus error signal should be removed at least one clock cycle before the halt signal is removed.

(NOTE) The processor will not re-run a read-modify-write cycle. This restriction is made to guarantee that the entire cycle runs correctly and that the write operation of a Test-and-Set operation is performed without ever releasing  $\overline{\text{AS}}$ . If  $\overline{\text{BERR}}$  and  $\overline{\text{HALT}}$  are asserted during a read-modify-write bus cycle, a bus error operation results.




Figure 31 Bus Error Timing Diagram




Figure 32 Re-Run Bus Cycle Timing Information

**Halt Operation with No Bus Error**

The halt input signal to the 68000 perform a Halt/Run/Single-Step function in a similar fashion to the HMCS6800 halt function. The halt and run modes are somewhat self explanatory in that when the halt signal is constantly active the processor "halts" (does nothing) and when the halt signal is constantly inactive the processor "runs" (does something).

The single-step mode is derived from correctly timed transitions on the halt signal input. It forces the processor to execute a single bus cycle by entering the "run" mode until the processor starts a bus cycle then changing to the "halt" mode. Thus, the single-step mode allows the user to proceed through (and therefore debug) processor operations one bus cycle at a time.

Figure 33 details the timing required for correct single-step operations and Figure 34 shows a simple circuit for providing the single-step function. Some care must be exercised to avoid harmful interactions between the bus error signal and the halt

pin when using the single cycle mode as a debugging tool. This is also true of interactions between the halt and reset lines since these can reset the machine.

When the processor completes a bus cycle after recognizing that the halt signal is active, most three-state signals are put in the high-impedance state. These include:

- (1) Address lines
- (2) Data lines

This is required for correct performance of the re-run bus cycle operation.

While the processor is honoring the halt request, bus arbitration performs as usual. That is, halting has no effect on bus arbitration. It is the bus arbitration function that removes the control signals from the bus.

The halt function and the hardware trace capability allow the hardware debugger to trace single bus cycles or single instructions at a time. These processor capabilities, along with a software debugging package, give total debugging flexibility.






Figure 33 Halt Signal Timing Characteristics




Figure 34 Simplified Single-Step Circuit

**Double Bus Faults**

When a bus error exception occurs, the processor will attempt to stack several words containing information about the state of the machine. If a bus error exception occurs during the stacking operation, there have been two bus errors in a row. This is commonly referred to as a double bus fault. When a double bus fault occurs, the processor will halt. Once a bus error exception has occurred, any bus error exception occurring before the execution of the next instruction constitutes a double bus fault.

Note that a bus cycle which is re-run does not constitute a bus error exception, and does not contribute to a double bus

fault. Note also that this means that as long as the external hardware requests it, the processor will continue to re-run the same bus cycle.

The bus error pin also has an effect on processor operation after the processor receives an external reset input. The processor reads the vector table after a reset to determine the address to start program execution. If a bus error occurs while reading the vector table (or at any time before the first instruction is executed), the processor reacts as if a double bus fault has occurred and it halts. Only an external reset will start a halted processor.

**RESET OPERATION**

The reset signal is a bidirectional signal that allows either the processor or an external signal to reset the system. Figure 35 is a timing diagram for the reset operations. Both the halt and reset lines must be asserted to ensure total reset of the processor.

When the reset and halt lines are driven by an external device, it is recognized as an entire system reset, including the processor. The processor responds by reading the reset vector table entry (vector number zero, address \$000000) and loads it into the supervisor stack pointer (SSP). Vector table entry number one at address \$000004 is read next and loaded into the program counter. The processor initializes the status register to an interrupt level of seven. No other

registers are affected by the reset sequence.

When a RESET instruction is executed, the processor drives the reset pin for 124 clock periods. In this case, the processor is trying to reset the rest of the system. Therefore, there is no effect on the internal state of the processor. All of the processor's internal registers and the status register are unaffected by the execution of a RESET instruction. All external devices connected to the reset line should be reset at the completion of the RESET instruction.

Asserting the Reset and Halt pins for 10 clock cycles will cause a processor reset, except when V<sub>CC</sub> is initially applied to the processor. In this case, an external reset must be applied for 100 milliseconds.




Figure 35 Reset Operation Timing Diagram

**THE RELATIONSHIP OF DTACK, BERR, AND HALT**

In order to properly control termination of a bus cycle for a re-run or a bus error condition, DTACK, BERR, and HALT should be asserted and negated on the rising edge of the 68000 clock. This will assure that when two signals are asserted simultaneously, the required setup time (#47) for both of them will be met during the same bus state.

This, or some equivalent precaution, should be designed external to the 68000. Parameter #48 is intended to ensure this operation in a totally asynchronous system, and may be ignored if the above conditions are met.

The preferred bus cycle terminations may be summarized as follows (case numbers refer to Table 16):

- Normal Termination:** DTACK occurs first (case 1).
- Halt Termination:** HALT is asserted at the same time or before DTACK and BERR remains negated (cases 2 and 3).
- Bus Error Termination:** BERR is asserted in lieu of, at the same time, or before DTACK (case 4); BERR is negated at the same time or after DTACK.
- Re-Run Termination:** HALT and BERR are asserted in lieu of, at the same time, or before DTACK

(cases 6 and 7); HALT must be held at least one cycle after BERR. Case 5 indicates BERR may precede HALT which allows fully asynchronous assertion.

Table 16 details the resulting bus cycle termination under various combinations of control signal sequences. The negation of these same control signals under several conditions is shown in Table 17 (DTACK is assumed to be negated normally in all cases; for best results, both DTACK and BERR should be negated when address strobe is negated.)

**Example A:** A system uses a watch-dog timer to terminate accesses to un-populated address space. The timer asserts DTACK and BERR simultaneously after time-out. (case 4)

**Example B:** A system uses error detection on RAM contents. Designer may (a) delay DTACK until data verified, and return BERR and HALT simultaneously to re-run error cycle (case 6), or if valid, return DTACK; (b) delay DTACK until data verified, and return BERR at same time as DTACK if data in error (case 4); (c) return DTACK prior to data verification, as described in previous section. If data invalid, BERR is asserted (case 1) in next cycle. Error-handling software must know how to recover error cycle.

Table 16  $\overline{DTACK}$ ,  $\overline{BERR}$ ,  $\overline{HALT}$  Assertion Results

Case No.	Control Signal	Asserted on Rising Edge of State		Result
		N	N + 2	
1	$\overline{DTACK}$ $\overline{BERR}$ $\overline{HALT}$	A NA NA	S X X	Normal cycle terminate and continue.
2	$\overline{DTACK}$ $\overline{BERR}$ $\overline{HALT}$	A NA A	S X S	Normal cycle terminate and halt. Continue when $\overline{HALT}$ removed.
3	$\overline{DTACK}$ $\overline{BERR}$ $\overline{HALT}$	NA NA A	A NA S	Normal cycle terminate and halt. Continue when $\overline{HALT}$ removed.
4	$\overline{DTACK}$ $\overline{BERR}$ $\overline{HALT}$	X A NA	X S NA	Terminate and take bus error trap.
5	$\overline{DTACK}$ $\overline{BERR}$ $\overline{HALT}$	NA A NA	X S A	Terminate and re-run.
6	$\overline{DTACK}$ $\overline{BERR}$ $\overline{HALT}$	X A A	X S S	Terminate and re-run when $\overline{HALT}$ removed.
7	$\overline{DTACK}$ $\overline{BERR}$ $\overline{HALT}$	NA NA A	X A S	Terminate and re-run when $\overline{HALT}$ removed.

gend:

- N — The number of the current even bus state (e.g., S4, S6, etc.)
- A — Signal is asserted in this bus state
- NA — Signal is not asserted in this state
- X — Don't care
- S — Signal was asserted in previous state and remains asserted in this state

Table 17  $\overline{BERR}$  and  $\overline{HALT}$  Negation Results

Conditions of Termination in Table A	Control Signal	Negated on Rising Edge of State		Results — Next Cycle
		N	N + 2	
Bus Error	$\overline{BERR}$ $\overline{HALT}$	● or ●	●	Takes bus error trap.
Re-run	$\overline{BERR}$ $\overline{HALT}$	● or ●	●	Illegal sequence; usually traps to vector number 0.
Re-run	$\overline{BERR}$ $\overline{HALT}$	●	●	Re-runs the bus cycle.
Normal	$\overline{BERR}$ $\overline{HALT}$	● or ●	●	May lengthen next cycle.
Normal	$\overline{BERR}$ $\overline{HALT}$	● or ●	● or none	If next cycle is started it will be terminated as a bus error.

**ASYNCHRONOUS VERSUS SYNCHRONOUS OPERATION**

**Asynchronous Operation**

To achieve clock frequency independence at a system level, the 68000 can be used in an asynchronous manner. This entails using only the bus handshake lines ( $\overline{AS}$ ,  $\overline{UDS}$ ,  $\overline{LDS}$ ,  $\overline{DTACK}$ ,  $\overline{BERR}$ ,  $\overline{HALT}$ , and  $\overline{VPA}$ ) to control the data transfer. Using this method,  $\overline{AS}$  signals the start of a bus cycle and the data strobes are used as a condition for valid data on a write cycle. The slave device (memory or peripheral) then responds by placing the requested data on the data bus for a read cycle or latching data on a write cycle and asserting the data transfer acknowledge signal ( $\overline{DTACK}$ ) to terminate the bus cycle. If no slave responds or the access is invalid, external control logic

asserts the  $\overline{BERR}$ , or  $\overline{BERR}$  and  $\overline{HALT}$ , signal to abort or re-run the bus cycle.

The  $\overline{DTACK}$  signal is allowed to be asserted before the data from a slave device is valid on a read cycle. The length of time that  $\overline{DTACK}$  may precede data is given as parameter #31 and it must be met in any asynchronous system to insure that valid data is latched into the processor. Notice that there is no maximum time specified from the assertion of  $\overline{AS}$  to the assertion of  $\overline{DTACK}$ . This is because the MPU will insert wait cycles of one clock period each until  $\overline{DTACK}$  is recognized.

The  $\overline{BERR}$  signal is allowed to be asserted after the  $\overline{DTACK}$  signal is asserted.  $\overline{BERR}$  must be asserted within the time given as parameter #48 after  $\overline{DTACK}$  is asserted in any asynchronous

system to insure proper operation. If this maximum delay time is violated, the processor may exhibit erratic behavior.

**Synchronous Operation**

To allow for those systems which use the system clock as a signal to generate **DTACK** and other asynchronous inputs, the asynchronous input setup time is given as parameter #47. If this setup is met on an input, such as **DTACK**, the processor is guaranteed to recognize that signal on the next falling edge of the system clock. However, the converse is not true – if the input signal does not meet the setup time it is not guaranteed not to be recognized. In addition, if **DTACK** is recognized on a falling edge, valid data will be latched into the processor (on a read cycle) on the next falling edge provided that the data meets the setup time given as parameter #27. Given this, parameter #31 may be ignored. Note that if **DTACK** is asserted, with the required setup time, before the falling edge of **S4**, no wait status will be incurred and the bus cycle will run at its maximum speed of four clock periods.

In order to assure proper operation in a synchronous system when **BERR** is asserted after **DTACK**, **BERR** must meet the setup time parameter #27A prior to the falling edge of the clock one clock cycle after **DTACK** was recognized. This setup time is critical to proper operation, and the HD68000 may exhibit erratic behavior if it is violated.

**(NOTE)**

During an active bus cycle, **VPA** and **BERR** are sampled on every falling edge of the clock starting with **S0**. **DTACK** is sampled on every falling edge of the clock starting with **S4** and data is latched on the falling edge of **S6** during a read. The bus cycle will then be terminated in **S7** except when **BERR** is asserted in the absence of **DTACK**, in which case it will terminate one clock cycle later in **S9**.

■ **PROCESSING STATES**

This section describes the actions the 68000 which are outside the normal processing associated with the execution of instructions. The functions of the bits in the supervisor portion of the status register are covered: the supervisor/user bit, the trace enable bit, and the processor interrupt priority mask. Finally, the sequence of memory references and actions taken by the processor on exception conditions is detailed.

The 68000 is always in one of three processing states: normal, exception, or halted. The normal processing state is that associated with instruction execution; the memory references are to fetch instructions and operands, and to store results. A special case of the normal state is the stopped state which the processor enters when a **STOP** instruction is executed. In this state, no further memory references are made.

The exception processing state is associated with interrupts, trap instructions, tracing and other exceptional conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor

assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

**PROCESSING STATES**

NORMAL	INSTRUCTION EXECUTION (INCLUDING STOP)
EXCEPTION	INTERRUPTS TRAPS TRACING ETC.
HALTED	HARDWARE HALT DOUBLE BUS FAULT

● **PRIVILEGE STATES**

The processor operates in one of two states of privilege: the “user” state or the “supervisor” state. The privilege state determines which operations are legal, are used to choose between the supervisor stack pointer and the user stack pointer in instruction references, and may be used by an external memory management device to control and translate accesses.

The privileges state is a mechanism for providing security in a computer system. Programs should access only their own code and data areas, and ought to be restricted from accessing information which they do not need and must not modify.

The privilege mechanism provides security by allowing most programs to execute in user state. In this state, the accesses are controlled, and the effects on other parts of the system are limited. The operating system executes in the supervisor state, has access to all resources, and performs the overhead tasks for the user state programs.

**SUPERVISOR STATE**

The supervisor state is the higher state of privilege. For instruction execution, the supervisor state is determined by the **S**-bit of the status register; if the **S**-bit is asserted (high), the processor is in the supervisor state. All instructions can be executed in the supervisor state. The bus cycles generated by instructions executed in the supervisor state are classified as supervisor references. While the processor is in the supervisor privilege state, those instructions which use either the system stack pointer implicitly or address register seven explicitly access the supervisor stack pointer.

All exception processing is done in the supervisor state, regardless of the setting of the **S**-bit. The bus cycles generated during exception processing are classified as supervisor references. All stacking operations during exception processing use the supervisor stack pointer.

**USER STATE**

The user state is the lower state of privilege. For instruction execution, the user state is determined by the **S**-bit of the status register; if the **S**-bit is negated (low), the processor is executing instructions in the user state.


Most instructions execute the same in user state as in the supervisor state. However, some instructions which have important system effects are made privileged. User programs are not permitted to execute the **STOP** instruction, or the

RESET instruction. To ensure that a user program cannot enter the supervisor state except in a controlled manner, the instructions which modify the whole status register are privileged. To aid in debugging programs which are to be used as operating systems, the move to user stack pointer (MOVE to USP) and move from user stack pointer (MOVE from USP) instructions are also privileged.

The bus cycles generated by an instruction executed in user state are classified as user state references. This allows an external memory management device to translate the address and to control access to protected portions of the address space. While the processor is in the user privilege state, those instructions which use either the system stack pointer implicitly, or address register seven explicitly, access the use stack pointer.

**PRIVILEGE STATE CHANGES**

Once the processor is in the user state and executing instructions, only exception processing can change the privilege state. During exception processing, the current setting of the S-bit of the status register is saved and the S-bit is asserted, putting the processing in the supervisor state. Therefore, when instruction execution resumes at the address specified to process the exception, the processor is in the supervisor privilege state.



**REFERENCE CLASSIFICATION**

When the processor makes a reference, it classifies the kind of reference being made, using the encoding on the three function code output lines. This allows external translation of addresses, control of access, and differentiation of special processor states, such as interrupt acknowledge. Table 18 lists the classification of references.

Table 18 Reference Classification

Function Code Output			Reference Class
FC <sub>2</sub>	FC <sub>1</sub>	FC <sub>0</sub>	
0	0	0	(Unassigned)
0	0	1	User Data
0	1	0	User Program
0	1	1	(Unassigned)
1	0	0	(Unassigned)
1	0	1	Supervisor Data
1	1	0	Supervisor Program
1	1	1	Interrupt Acknowledge

**EXCEPTION PROCESSING**

Before discussing the details of interrupts, traps, and tracing, a general description of exception processing is in order. The processing of an exception occurs in four steps, with variations for different exception causes. During the first step, a temporary copy of the status register is made, and the status register is set for exception processing. In the second step the exception vector is determined, and the third step is the saving of the current processor context. In the fourth step a new context is obtained, and the processor switches to instruction processing.

**EXCEPTION VECTORS**

Exception vectors are memory locations from which the processor fetches the address of a routine which will handle that exception. All exception vectors are two words in length (Figure 36), except for the reset vector, which is four words. All exception vectors lie in the supervisor data space, except for the reset vector which is in the supervisor program space. A vector number is an eight-bit number which, when multiplied by four, gives the address of an exception vector. Vector numbers are generated internally or externally depending on the cause of the exception. In the case of interrupts, during the interrupt acknowledge bus cycle, a peripheral provides an 8-bit vector number (Figure 37) to the processor on data bus lines D<sub>0</sub> through D<sub>7</sub>. The processor translates the vector number into a full 24-bit address, as shown in Figure 38. The memory layout for exception vectors is given in Table 19.

As shown in Table 19, the memory layout is 512 words long (1024 bytes). It starts at address 0 and proceeds through address 1023. This provides 255 unique vectors; some of these are reserved for TRAPS and other system functions. Of the 255, there are 192 reserved for user interrupt vectors. However, there is no protection on the first 64 entries, so user interrupt vectors may overlap at the discretion of the systems designer.

**KINDS OF EXCEPTIONS**

Exceptions can be generated by either internal or external causes. The externally generated exceptions are the interrupts and the bus error and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset inputs are used for access control and processor restart. The internally generated exceptions come from instructions, or from address error or tracing. The trap (TRAP), trap on overflow (TRAPV), check register against bounds (CHK) and divide (DIV) instructions all can generate exceptions as part of their instruction execution. In addition, illegal instructions, word fetches from odd addresses and privilege violations cause exceptions. Tracing behaves like a very high priority, internally generated interrupt after each instruction execution.

**EXCEPTION PROCESSING SEQUENCE**

Exception processing occurs in four identifiable steps. In the first step, an internal copy is made of the status register. After the copy is made, the S-bit is asserted, putting the processor into the supervisor privilege state. Also, the T-bit is negated which will allow the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor fetch, classified as an interrupt acknowledge. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector.





Figure 36 Exception Vector Format



Where:  
 v7 is the MSB of the Vector Number  
 v0 is the LSB of the Vector Number

Figure 37 Peripheral Vector Number Format




Figure 38 Address Translated From 8-Bit Vector Number

Table 19 Exception Vector Assignment

Vector Number(s)	Address			Assignment
	Dec	Hex	Space	
0	0	000	SP	Reset: Initial SSP
—	4	004	SP	Reset: Initial PC
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12*	48	030	SD	(Unassigned, reserved)
13*	52	034	SD	(Unassigned, reserved)
14*	56	038	SD	(Unassigned, reserved)
15	60	03C	SD	Uninitialized Interrupt Vector
16 ~ 23*	64	040	SD	(Unassigned, reserved)
	95	05F		
24	96	060	SD	Spurious Interrupt
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32 ~ 47	128	080	SD	TRAP Instruction Vectors
	191	0BF		
48 ~ 63*	192	0C0	SD	(Unassigned, reserved)
	255	0FF		
64 ~ 255	256	100	SD	User Interrupt Vectors
	1023	3FF		

SP: Supervisor program, SD: Supervisor data

\* Vector numbers 12, 13, 14, 16 through 23 and 48 through 63 are reserved for future enhancements by Hitachi. No user peripheral devices should be assigned these numbers.

The third step is to save the current processor status, except for the reset exception. The current program counter value and the saved copy of the status register are stacked using the supervisor stack pointer as shown in Figure 39. The program counter value stacked usually points to the next unexecuted instruction, however for bus error and address error, the value stacked for the program counter is unpredictable, and may be incremented from the address of the instruction which

caused the error. Additional information defining the current context is stacked for the bus error and address error exceptions.

The last step is the same for all exceptions. The new program counter value is fetched from the exception vector. The processor then resumes instruction execution. Then instruction at the address given in the exception vector is fetched, and normal instruction decoding and execution is started.




Figure 39 Exception Stack Order (Group 1, 2)




Figure 40 Exception Processing Sequence (Not Reset)

**MULTIPLE EXCEPTIONS**

These paragraphs describe the processing which occurs when multiple exceptions arise simultaneously. Exceptions can be grouped according to their occurrence and priority. The Group 0 exceptions are reset, bus error, and address error. These exceptions cause the instruction currently being executed to be aborted, and the exception processing to commence within two clock cycles. The Group 1 exceptions are trace and interrupt, as well as the privilege violations and illegal instructions. These exceptions allow the current instruction to execute to completion, but preempt the execution of the next instruction by forcing exception processing to occur (privilege violations and illegal instructions are detected when they are the next instruction to be executed). The Group 2 exceptions occur as part of the normal processing of instructions. The TRAP, TRAPV, CHK, and zero divide exceptions are in this group. For these exceptions, the normal execution of an instruction may lead to exception processing.

Group 0 exceptions have highest priority, while Group 2 exceptions have lowest priority. Within Group 0, reset has highest priority, followed by address error and then bus error. Within Group 1, trace has priority over external interrupts, which in turn takes priority over illegal instruction and privilege violation. Since only one instruction can be executed at a time, there is no priority relation within Group 2.

The priority relation between two exceptions determines which is taken, or taken first, if the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP instruction, the bus error takes precedence, and the TRAP instruction processing is aborted. In another example, if an interrupt request occurs during the execution of an instruction while the T-bit is asserted, the trace exception has priority, and is processed first. Before instruction processing resumes, however, the interrupt exception is also processed, and instruction processing commences finally in the interrupt handler routine. A summary of exception grouping and priority is given in Table 20.

Table 20 Exception Grouping and Priority

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception processing begins within two clock cycles.
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction
2	TRAP, TRAPV CHK, Zero Divide	Exception processing is started by normal instruction execution

**RECOGNITION TIMES OF EXCEPTIONS, HALT, AND BUS ARBITRATION**

- END OF A CLOCK CYCLE  
RESET
- END OF A BUS CYCLE  
ADDRESS ERROR  
BUS ERROR  
HALT  
BUS ARBITRATION
- END OF AN INSTRUCTION CYCLE  
TRACE EXCEPTION  
INTERRUPT EXCEPTIONS  
ILLEGAL INSTRUCTION  
UNIMPLEMENTED INSTRUCTION  
PRIVILEGE VIOLATION
- WITHIN AN INSTRUCTION CYCLE  
TRAP, TRAPV  
CHK  
ZERO DIVIDE

**● EXCEPTION PROCESSING DETAILED DISCUSSION**

Exceptions have a number of sources, and each exception has processing which is peculiar to it. The following paragraphs detail the sources of exceptions, how each arises, and how each is processed.

**RESET**

The reset input provides the highest exception level. The processing of the reset signal is designed for system initiation, and recovery from catastrophic failure. Any processing in progress at the time of the reset is aborted and cannot be recovered. The processor is forced into the supervisor state, and the trace state is forced off. The processor interrupt priority mask is set at level seven. The vector number is internally generated to reference the reset exception vector at location 0 in the supervisor program space. Because no assumptions can be made about the validity of register contents, in particular the supervisor stack pointer, neither the program counter nor the status register is saved. The address contained in the first two words of the reset exception vector is fetched as the initial supervisor stack pointer, and the address in the last two words of the reset exception vector is fetched as the initial program counter. Finally, instruction execution is started at the address in the program counter. The power-up/restart code should be pointed to by the initial program counter.

The RESET instruction does not cause loading of the reset vector, but does assert the reset line to reset external devices. This allows the software to reset the system to a known state and then continue processing with the next instruction.






Figure 41 Reset Exception Processing

## INTERRUPTS

Seven levels of interrupt priorities are provided. Devices may be chained externally within interrupt priority levels, allowing an unlimited number of peripheral devices to interrupt the processor. Interrupt priority levels are numbered from one to seven, with level seven being the highest priority. The status register contains a three-bit mask which indicates the current processor priority, and interrupts are inhibited for all priority levels less than or equal to the current processor priority.

An interrupt request is made to the processor by encoding the interrupt request level on the interrupt request lines; a zero indicates no interrupt request. Interrupt requests arriving at the processor do not force immediate exception processing,

but are made pending. Pending interrupts are detected between instruction executions. If the priority of the pending interrupt is lower than or equal to the current processor priority, execution continues with the next instruction and the interrupt exception processing is postponed. (The recognition of level seven is slightly different, as explained in a following paragraph.)


If the priority of the pending interrupt is greater than the current processor priority, the exception processing sequence is started. First a copy of the status register is saved, and the privilege state is set to supervisor, tracing is suppressed, and the processor priority level is set to the level of the interrupt being acknowledged. The processor fetches the vector number from the interrupting device, classifying the reference as an interrupt acknowledge and displaying the level number of

the interrupt being acknowledged on the address bus. If external logic requests an automatic vectoring, the processor internally generates a vector number which is determined by the interrupt level number. If external logic indicates a bus error, the interrupt is taken to be spurious, and the generated vector number references the spurious interrupt vector. The processor then proceeds with the usual exception processing, saving the program counter and status register on the supervisor stack. The saved value of the program counter is the address of the instruction which would have been executed had the interrupt not been present. The content of the interrupt vector whose vector number was previously obtained is fetched and loaded into the program counter, and normal instruction execution commences in the interrupt handling routine. A flow chart for the interrupt acknowledge sequence is given in Figure 42, a timing diagram is given in Figure 43, and the interrupt exception timing sequence is shown in Figure 44.

Table 21 Internal Interrupt Level


Level	I2	I1	I0	Interrupt
7	1	1	1	Non-Maskable Interrupt
6	1	1	0	Maskable Interrupt
5	1	0	1	
4	1	0	0	
3	0	1	1	
2	0	1	0	
1	0	0	1	No Interrupt
0	0	0	0	

(NOTE) The internal interrupt mask level (I2, I1, I0) are inverted to the logic level applied to the pins (IPL<sub>2</sub>, IPL<sub>1</sub>, IPL<sub>0</sub>).




\* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines D<sub>8</sub> through D<sub>15</sub> at this time.

Figure 42 Interrupt Acknowledge Sequence Flow Chart



\* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines D<sub>8</sub> through D<sub>15</sub> at this time.

Figure 43 Interrupt Acknowledge Sequence Timing Diagram



Note: SSP refers to the value of the supervisor stack pointer before the interrupt occurs.

Figure 44 Interrupt Exception Timing Sequence

Priority level seven is a special case. Level seven interrupts cannot be inhibited by the interrupt priority mask, thus providing a “non-maskable interrupt” capability. An interrupt is generated each time the interrupt request level changes from some lower level to level seven. Note that a level seven interrupt may still be caused by the level comparison if the request level is a seven and the processor priority is set to a lower level by an instruction.

**UNINITIALIZED INTERRUPT**

An interrupting device asserts  $\overline{VPA}$  or provides an interrupt vector during an interrupt acknowledge cycle to the 68000. If the vector register has not been initialized, the responding HMCS68000 Family peripheral will provide vector 15, the uninitialized interrupt vector. This provides a uniform way to recover from a programming error.

**SPURIOUS INTERRUPT**

If during the interrupt acknowledge cycle no device responds by asserting  $\overline{DTACK}$  or  $\overline{VPA}$ , the bus error line should be asserted to terminate the vector acquisition. The processor separates the processing of this error from bus error by fetching the spurious interrupt vector instead of the bus error vector. The processor then proceeds with the usual exception processing.

**INSTRUCTION TRAPS**

Traps are exceptions caused by instructions. They arise either from processor recognition of abnormal conditions during instruction execution, or from use of instructions whose normal behavior is trapping.

Some instructions are used specifically to generate traps. The TRAP instruction always forces an exception, and is useful for implementing system calls for user programs. The TRAPV and CHK instructions force an exception if the user program detects a runtime error, which may be an arithmetic overflow or a subscript out of bounds.


The signed divide (DIVS) and unsigned divide (DIVU) instructions will force an exception if a division operation is attempted with a divisor of zero.

**ILLEGAL AND UNIMPLEMENTED INSTRUCTIONS**

Illegal instruction is the term used to refer to any of the word bit patterns which are not the bit pattern of the first word of a legal instruction. During instruction execution, if such an instruction is fetched, an illegal instruction exception occurs.

Word patterns with bits 15 through 12 equaling 1010 or 1111 are distinguished as unimplemented instructions and separate exception vectors are given to these patterns to permit efficient emulation. This facility allows the operating system to detect program errors, or to emulate unimplemented instructions in software.

**ILLEGAL INSTRUCTION EXAMPLE**



**PRIVILEGE VIOLATIONS**

In order to provide system security, various instructions are privileged. An attempt to execute one of the privileged instructions while in the user state will cause an exception. The privileged instructions are:

- STOP
- RESET
- RTE
- MOVE to SR
- AND (word) Immediate to SR
- EOR (word) Immediate to SR
- OR (word) Immediate to SR
- MOVE USP


**TRACING**

To aid in program development, the 68000 includes a facility to allow instruction by instruction tracing. In the trace state, after each instruction is executed an exceptions is forced, allowing a debugging program to monitor the execution of the program under test.

The trace facility uses the T-bit in the supervisor portion of the status register. If the T-bit is negated (off), tracing is disabled, and instruction execution proceeds from instruction to instruction as normal. If the T-bit is asserted (on) at the beginning of the execution of an instruction, a trace exception will be generated after the execution of that instruction is completed. If the instruction is not executed, either because an interrupt is taken, or the instruction is illegal or privileged, the trace exception does not occur. The trace exception also does not occur if the instruction is aborted by a reset, bus

error, or address error exception. If the instruction is indeed executed and an interrupt is pending on completion, the trace exception is processed before the interrupt exception. If, during the execution of the instruction, an exception is forced by that instruction, the forced exception is processed before the trace exception.

As an extreme illustration of the above rules, consider the arrival of an interrupt during the execution of a TRAP instruction while tracing is enabled. First the trap exception is processed, then the trace exception, and finally the interrupt exception. Instruction execution resumes in the interrupt handler routine.



1. If, upon completion of an instruction, T = 1, go to trace exception processing.
2. Execute trace exception sequence.
3. Execute trace service routine.
4. At the end of the service routine, execute return from exception (RTE).

## BUS ERROR

Bus error exceptions occur when the external logic requests that a bus error be processed by an exception. The current bus cycle which the processor is making is then aborted. Whether the processor was doing instruction or exception processing, that processing is terminated, and the processor immediately begins exception processing.

Exception processing for bus error follows the usual sequence of steps. The status register is copied, the supervisor state is entered, and the trace state is turned off. The vector number is generated to refer to the bus error vector. Since the processor was not between instructions when the bus error exception request was made, the context of the processor is

more detailed. To save more of this context, additional information is saved on the supervisor stack. The program counter and the copy of the status register are of course saved. The value saved for the program counter is advanced by some amount, one to five words beyond the address of the first word of the instruction which made the reference causing the bus error. If the bus error occurred during the fetch of the next instruction, the saved program counter has a value in the vicinity of the current instruction, even if the current instruction is a branch, a jump, or a return instruction. Besides the usual information, the processor saves its internal copy of the first word of the instruction being processed, and the address which was being accessed by the aborted bus cycle. Specific information about the access is also saved: whether it was a read or a write, whether the processor was processing an instruction or not, and the classification displayed on the function code outputs when the bus error occurred. The processor is processing an instruction if it is in the normal state or processing a Group 2 exception; the processor is not processing an instruction if it is processing a Group 0 or a Group 1 exception. Figure 45 illustrates how this information is organized on the supervisor stack. Although this information is not sufficient in general to effect full recovery from the bus error, it does allow software diagnosis. Finally, the processor commences instruction processing at the address contained in the vector. It is the responsibility of the error handler routine to clean up the stack and determine where to continue execution.

If a bus error occurs during the exception processing for a bus error, address error, or reset, the processor is halted, and all processing ceases. This simplifies the detection of catastrophic system failure, since the processor removes itself from the system rather than destroy all memory contents. Only the **RES** pin can restart a halted processor.

## ADDRESS ERROR

Address error exceptions occur when the processor attempts to access a word or a long word operand or an instruction at an odd address. The effect is much like an internally generated bus error, so that the bus cycle is aborted, and the processor ceases whatever processing it is currently doing and begins exception processing. After exception processing commences, the sequence is the same as that for bus error including the information that is stacked, except that the vector number refers to the address error vector instead. Likewise, if an address error occurs during the exception processing for a bus error, address error, or reset, the processor is halted. As shown in Figure 46, an address error will execute a short bus cycle followed by exception processing.




Figure 45 Exception Stack Order (Group 0)




Figure 46 Address Error Timing

■ INTERFACE WITH HMCS6800 PERIPHERALS

Hitachi's extensive line of HMCS6800 peripherals are directly compatible with the 68000. Some of these devices that are particularly useful are:

- HD6821 Peripheral Interface Adapter
- HD6840 Programmable Timer Module
- HD6843 Floppy Disk Controller
- HD6845S CRT Controller
- HD46508 Analog Data Acquisition Unit
- HD6850 Asynchronous Communication Interface Adapter
- HD6852 Synchronous Serial Data Adapter

To interface the synchronous HMCS6800 peripherals with the asynchronous 68000, the processor modifies its bus cycle to meet the HMCS6800 cycle requirements whenever an HMCS6800 device address is detected. This is possible since both processors use memory mapped I/O. Figure 48 is a flow chart of the interface operation between the processor and HMCS6800 devices.

● DATA TRANSFER OPERATION

Three signals on the processor provide the HMCS6800 interface. They are: enable (E), valid memory address ( $\overline{VMA}$ ), and valid peripheral address ( $\overline{VPA}$ ). Enable corresponds to the E or  $\phi_2$  signal in existing HMCS6800 systems. The bus frequency is one tenth of the incoming 68000 clock frequency. The timing of E allows 1 MHz peripherals to be used with an 8 MHz 68000. Enable has a 60/40 duty cycle; that is, it is low for six input clocks and high for four input clocks. This duty cycle allows the processor to do successive  $\overline{VPA}$  accesses on successive E pulses.

HMCS6800 cycle timing is given in Figures 49 and 50. At state zero (S0) in the cycle, the address bus is in the high-impedance state. A function code is asserted on the function code output lines. One-half clock later, in state 1 the address bus is released from the high-impedance state.

During state 2, the address strobe ( $\overline{AS}$ ) is asserted to indicate that there is a valid address on the address bus. If the bus cycle is a read cycle, the upper and/or lower data strobes are also asserted in state 2. If the bus cycle is a write cycle,




Figure 47 Connection of HMCS6800 Peripherals

the read/write ( $R/\bar{W}$ ) signal is switched to low (write) during state 2. One half clock later, in state 3, the write data is placed on the data bus, and in state 4 the data strobes are issued to indicate valid data on the data bus. The processor now inserts wait states until it recognizes the assertion of  $\bar{VPA}$ .

The  $\bar{VPA}$  input signals the processor that the address on the bus is the address of an HMCS6800 device (or an area reserved for HMCS6800 devices) and that the bus should conform to the  $\phi_2$  transfer characteristics of the HMCS6800 bus. Valid peripheral address is derived by decoding the address bus, conditioned by address strobe. Chip select for the HMCS6800 peripherals should be derived by decoding the address bus conditioned by  $\bar{VMA}$ .

After the recognition of  $\bar{VPA}$ , the processor assures that the Enable (E) is low, by waiting if necessary, and subsequently asserts  $\bar{VMA}$ . Valid memory address is then used as part of the chip select equation of the peripheral. This ensures that the HMCS6800 peripherals are selected and deselected at the correct time. The peripheral now runs its cycle during the high portion of the E signal. Figures 49 and 50 depict the best and worst case HMCS6800 cycle timing. This cycle length is dependent strictly upon when  $\bar{VPA}$  is asserted in relationship to the E clock.

If we assume that external circuitry asserts  $\bar{VPA}$  as soon as possible after the assertion of  $\bar{AS}$ , then  $\bar{VPA}$  will be recognized as being asserted on the falling edge of S4. In this case, no "extra" wait cycles will be inserted prior to the recognition of  $\bar{VPA}$  asserted and only the wait cycles inserted to synchronize with the E clock will determine the total length of the cycle. In any case, the synchronization delay will be some integral number of clock cycles within the following two extremes:

1. Best Case —  $\bar{VPA}$  is recognized as being asserted on the falling edge three clock cycles before E rises (or three clock cycles after E falls).
2. Worst Case —  $\bar{VPA}$  is recognized as being asserted on the falling edge two clock cycles before E rises (or four clock cycles after E falls).

During a read cycle, the processor latches the peripheral data in state 6. For all cycles, the processor negates the address and data strobes one half clock cycle later in state 7, and the Enable signal goes low at this time. Another half clock later, the address bus is put in the high-impedance state. During a write cycle, the data bus is put in the high-impedance state




Figure 48 HMCS6800 Interface Flow Chart




Figure 49 68000 to HMCS6800 Peripheral Timing – Best Case





Figure 50 68000 to HMCS6800 Peripheral Timing – Worst Case



\* Times are expressed for different device clock frequencies.

Figure 51 68000 to HMCS6800 Peripheral Timing Diagram




Figure 52 HMCS6800 Interface - Example 1






and the read/write signal is switched high. The peripheral logic must remove  $\overline{VPA}$  within one clock after address strobe is negated.

Figure 51 shows the timing required by HMCS6800 peripherals, the timing specified for HMCS6800, and the corresponding timing for the 68000. Two example systems with HMCS6800 peripherals are shown in Figures 52 and 53. The system in Figure 52 reserves the upper eight megabytes of memory for HMCS6800 peripherals. The system in Figure 53 is more efficient with memory and easily expandable, but more complex.

$\overline{DTACK}$  should not be asserted while  $\overline{VPA}$  is asserted. Notice that the 68000  $\overline{VMA}$  is active low, contrasted with the active high HMCS6800 VMA. This allows the processor to put its buses in the high-impedance state on DMA requests without inadvertently selecting peripherals.

• **INTERRUPT OPERATION**

During an interrupt acknowledge cycle while the processor is fetching the vector, if  $\overline{VPA}$  is asserted, the 68000 will assert  $\overline{VMA}$  and complete a normal HMCS6800 read cycle as shown in Figure 54. The processor will then use an internally generated



\* Although a vector number is one byte, both data strobes are asserted due to the microcode used for exception processing. The processor does not recognize anything on data lines D<sub>8</sub> through D<sub>15</sub> at this time.

Figure 54 Autovector Operation Timing Diagram

vector that is a function of the interrupt being serviced. This process is known as autovectoring. The seven autovectors are vector numbers 25 through 31 (decimal).

This operates in the same fashion (but is not restricted to) the HMCS6800 interrupt sequence. The basic difference is that there are six normal interrupt vectors and one NMI type vector. As with both the HMCS6800 and the 68000's normal vectored interrupt, the interrupt service routine can be located anywhere in the address space. This is due to the fact that while the vector numbers are fixed, the contents of the vector table entries are assigned by the user.

Since VMA is asserted during autovectoring, the HMCS6800 peripheral address decoding should prevent unintended accesses.

■ **CONDITION CODES COMPUTATION**

This provides a discussion of how the condition codes were developed, the meanings of each bit, how they are computed, and how they are represented in the instruction set details.

• **CONDITION CODE REGISTER**

The condition code register portion of the status register contains five bits:


- N - Negative
- Z - Zero
- V - Overflow
- C - Carry
- X - Extend

The first four bits are true condition code bits in that they reflect the condition of the result of a processor operation. The X-bit is an operand for multiprecision computations. The carry bit (C) and the multiprecision operand extend bit (X) are separate in the 68000 to simplify the programming model.

● **CONDITION CODE REGISTER NOTATION**

In the instruction set details, the description of the effect on the condition codes is given in the following form:

Condition Codes:



Where

- N (negative) set if the most significant bit of the result is set. Cleared otherwise.
- Z (zero) set if the result equals zero. Cleared otherwise.
- V (overflow) set if there was an arithmetic overflow. This implies that the result is not representable in the operand size. Cleared otherwise.
- C (carry) set if a carry is generated out of the most significant bit of the operands for an addition. Also set if a borrow is generated in a subtraction. Cleared otherwise.

X (extend) transparent to data movement. When affected, it is set the same as the C-bit.

The notational convention that appears in the representation of the condition code registers is:

- \* set according to the result of the operation
- not affected by the operation
- 0 cleared
- 1 set
- U undefined after the operation

● **CONDITION CODE COMPUTATION**

Most operations take a source operand and a destination operand, compute, and store the result in the destination location. Unary operations take a destination operand, compute, and store the result in the destination location. Table 22 details how each instruction sets the condition codes.

Table 22 Condition Code Computations

Operations	X	N	Z	V	C	Special Definition
ABCD	*	U	?	U	?	C = Decimal Carry Z = Z · Rm · ... · R0
ADD, ADDI, ADDQ	*	*	*	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm
ADDX	*	*	?	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm Z = Z · Rm · ... · R0
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, NOT, TAS, TST	—	*	*	0	0	
CHK	—	*	U	U	U	
SUB, SUBI, SUBQ	*	*	*	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm
SUBX	*	*	?	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm Z = Z · Rm · ... · R0
CMP, CMPI, CMPM	—	*	*	?	?	V = Sm · Dm · Rm + Sm · Dm · Rm C = Sm · Dm + Rm · Dm + Sm · Rm
DIVS, DIVU	—	*	*	?	0	V = Division Overflow
MULS, MULU	—	*	*	0	0	
SBCD, NBCD	*	U	?	U	?	C = Decimal Borrow Z = Z · Rm · ... · R0
NEG, NEGX	*	*	*	?	?	V = Dm · Rm, C = Dm + Rm V = Dm · Rm, C = Dm + Rm Z = Z · Rm · ... · R0
BTST, BCHG, BSET, BCLR	—	—	?	—	—	Z = Dn
ASL	*	*	*	?	?	V = Dm · (Dm-1 + ... + Dm-r) + Dm · (Dm-1 + ... + Dm-r) C = Dm-r+1
ASL (r = 0)	—	*	*	0	0	
LSL, ROXL	*	*	*	0	?	C = Dm-r+1
LSR (r = 0)	—	*	*	0	0	
ROXL (r = 0)	—	*	*	0	?	C = X
ROL	—	*	*	0	?	C = Dm-r+1
ROL (r = 0)	—	*	*	0	0	
ASR, LSR, ROXR	*	*	*	0	?	C = Dr-1
ASR, LSR (r = 0)	—	*	*	0	0	
ROXR (r = 0)	—	*	*	0	?	C = X
ROR	—	*	*	0	?	C = Dr-1
ROR (r = 0)	—	*	*	0	0	

— Not affected  
U Undefined  
? Other— see Special Definition

\* General Case:  
X = C  
N = Rm  
Z = Rm · ... · R0

Sm — Source operand most significant bit  
Dm — Destination operand most significant bit  
Rm — Result bit most significant bit  
n — bit number  
r — shift amount

● **CONDITIONAL TESTS**

Table 23 lists the condition names, encodings, and tests for the conditional branch and set instructions. The test associated with each condition is a logical formula based on the current state of the condition codes. If this formula evaluates to

1, the condition succeeds, or is true. If the formula evaluates to 0, the condition is unsuccessful, or false. For example, the T condition always succeeds, while the EQ condition succeeds only if the Z bit is currently set in the condition codes.

Table 23 Conditional Tests

Mnemonic	Condition	Encoding	Test
T	true	0000	1
F	false	0001	0
HI	high	0010	$\bar{C} \cdot \bar{Z}$
LS	low or same	0011	$C + Z$
CC	carry clear	0100	$\bar{C}$
CS	carry set	0101	C
NE	not equal	0110	$\bar{Z}$
EQ	equal	0111	Z
VC	overflow clear	1000	$\bar{V}$
VS	overflow set	1001	V
PL	plus	1010	$\bar{N}$
MI	minus	1011	N
GE	greater or equal	1100	$N \cdot V + \bar{N} \cdot \bar{V}$
LT	less than	1101	$N \cdot \bar{V} + \bar{N} \cdot V$
GT	greater than	1110	$N \cdot V \cdot \bar{Z} + \bar{N} \cdot \bar{V} \cdot \bar{Z}$
LE	less or equal	1111	$Z + N \cdot \bar{V} + \bar{N} \cdot V$

■ **INSTRUCTION SET**

The following paragraphs provide information about the addressing categories and instruction set of the 68000.

● **ADDRESSING CATEGORIES**

Effective address modes may be categorized by the ways in which they may be used. The following classifications will be used in the instruction definitions.

- Data If an effective address mode may be used to refer to data operands, it is considered a data addressing effective address mode.
- Memory If an effective address mode may be used to refer to memory operands, it is considered a memory addressing effective address mode.
- Alterable If an effective address mode may be used to refer to alterable (writeable) operands, it is considered an alterable addressing effective address mode.
- Control If an effective address mode may be used to refer to memory operands without an associated size, it is considered a control addressing effective address mode.

Table 24 shows the various categories to which each of the effective address modes belong. Table 25 is the instruction set summary.

The status register addressing mode is not permitted unless it is explicitly mentioned as a legal addressing mode.

These categories may be combined so that additional, more restrictive, classifications may be defined. For example, the instruction descriptions use such classifications as alterable

memory or data alterable. The former refers to those addressing modes which are both alterable and memory addresses, and the latter refers to addressing modes which are both data and alterable.

● **INSTRUCTION PRE-FETCH**

The 68000 uses a 2-word tightly-coupled instruction prefetch mechanism to enhance performance. This mechanism is described in terms of the microcode operations involved. If the execution of an instruction is defined to begin when the microroutine for that instruction is entered, some features of the prefetch mechanism can be described.

- 1) When execution of an instruction begins, the operation word and the word following have already been fetched. The operation word is in the instruction decoder.
- 2) In the case of multi-word instructions, as each additional word of the instruction is used internally, a fetch is made to the instruction stream to replace it.
- 3) The last fetch from the instruction stream is made when the operation word is discarded and decoding is started on the next instruction.
- 4) If the instruction is a single-word instruction causing a branch, the second word is not used. But because this word is fetched by the preceding instruction, it is impossible to avoid this superfluous fetch. In the case of an interrupt or trace exception, both words are not used.
- 5) The program counter usually points to the last word fetched from the instruction stream.

Table 24 Effective Addressing Mode Categories

Effective Address Modes	Mode	Register	Data	Addressing Categories		
				Memory	Control	Alterable
Dn	000	register number	X	—	—	X
An	001	register number	—	—	—	X
An@	010	register number	X	X	X	X
An@ +	011	register number	X	X	—	X
An@ -	100	register number	X	X	—	X
An@(d)	101	register number	X	X	X	X
An@(d, ix)	110	register number	X	X	X	X
xxx.W	111	000	X	X	X	X
xxx.L	111	001	X	X	X	X
PC@(d)	111	010	X	X	X	—
PC@(d, ix)	111	011	X	X	X	—
#xxx	111	100	X	X	—	—

The following example illustrates many of the features of instruction prefetch. The contents of memory are assumed to be as illustrated in Figure 55.

ORG	0	DEFINE RESTART VECTOR
DC.L	JNISSP	INITIAL SYSTEM STACK POINTER
DC.L	RESTART	RESTART SYSTEM ENTRY POINT
ORG	INTVECTOR	DEFINE AN INTERRUPT VECTOR
DC.L	INTHANDLER	HANDLER ADDRESS FOR THIS VECTOR
ORG		SYSTEM RESTART CODE
RESTART:		
NOP		NO OPERATION EXAMPLE
BRA.S	LABEL	SHORT BRANCH
ADD.W	D0, D1	ADD REGISTER TO REGISTER
LABEL:		
SUB.W	DISP(A0), A1	SUBTRACT REGISTER INDIRECT WITH OFFSET
CMP.W	D2, D3	COMPARE REGISTER TO REGISTER
SGE.B	D7	Set TO REGISTER
...		
...		
INTHANDLER:		
MOVE.W	LONGADR1, LONGADR2	MOVE WORD FROM AND TO LONG ADDRESS
NOP		NO OPERATION
SWAP.W		REGISTER SWAP

Figure 55 Instruction Prefetch Example, Memory Contents

The sequence we shall illustrate consists of the power-up reset, the execution of NOP, BRA, SUB, the taking of an interrupt, and the execution of the MOVE.W xxx.L to yyy.L.

The order of operations described within each microroutine is not exact, but is intended for illustrative purpose only.

Microroutine	Operation	Location	Operand
Reset	Read	0	SSP High
	Read	2	SSP Low
	Read	4	PC High
	Read	6	PC Low
	Read	(PC)	NOP
	Read	+(PC)	BRA
	<begin NOP>		
NOP	Read	+(PC)	ADD
	<begin BRA >		
BRA	PC=PC+d		
	Read	(PC)	SUB
	Read	+(PC)	DISP
	<begin SUB >		
SUB	Read	+(PC)	CMP
	Read	DISP(A0)	<src>
	Read	+(PC)	SGE
	<begin CMP >	<take INT >	
INTERRUPT	Write	-(SSP)	PC Low
	Read	<INT ACK >	Vector #
	Write	-(SSP)	SR
	Write	-(SSP)	PC High
	Read	(VR)	PC High
	Read	+(VR)	PC Low
	Read	(PC)	MOVE
	Read	+(PC)	xxx High
	<begin MOVE >		
MOVE	Read	+(PC)	xxx Low
	Read	+(PC)	yyy High
	Read	xxx	<src>
	Read	+(PC)	yyy Low
	Write	yyy	<dest>
	Read	+(PC)	NOP
	Read	+(PC)	SWAP
	<begin NOP >		

Figure 56 Instruction Prefetch Example

• DATA PREFETCH

Normally the 68000 prefetches only instructions and not data. However, when the MOVEM instruction is used to move data from memory to registers, the data stream is prefetched in

order to optimize performance. As a result, the processor reads one extra word beyond the higher end of the source area. For example, the instruction sequence in Figure 57 will operate as shown in Figure 58.

	MOVEM.L	A, D0/D1	MOVE TWO LONGWORDS INTO REGISTERS
A	DC.W	1	WORD 1
B	DC.W	2	WORD 2
C	DC.W	3	WORD 3
D	DC.W	4	WORD 4
E	DC.W	5	WORD 5
F	DC.W	6	WORD 6

Figure 57 MOVEM Example, Memory Contents

Microroutine	Operation	Location	Other Operations
MOVEM	Read	A	Prepare to Fill D0
	Read	B	A → D0H
	Read	C	B → D0L
			Prepare to Fill D1
	Read	D	C → D1H
	Read	E	D → D1L
			Detect Register List Complete

Figure 58 MOVEM Example, Operation Sequence











**SUB Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	0	0	Size		Effective Address					

**ADD Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0	Size		Effective Address					

**EOR Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	0	1	0	Size		Effective Address					

**CMP Immediate**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	1	1	0	0	Size		Effective Address					

**(2) MOVE BYTE INSTRUCTION**

**MOVE Byte**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	Destination Register		Mode		Source Mode		Register					

**(3) MOVE LONG INSTRUCTION**

**MOVE Long**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	Destination Register		Mode		Source Mode		Register					

**(4) MOVE WORD INSTRUCTION**

**MOVE Word**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	Destination Register		Mode		Source Mode		Register					

**(5) MISCELLANEOUS INSTRUCTIONS**

**NEGX**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	Size		Effective Address					

**MOVE from SR**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1	Effective Address					

**CLR**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	1	0	Size		Effective Address					

NEG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	Size		Effective Address					

MOVE to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	1	1	Effective Address					

NOT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	Size		Effective Address					

MOVE to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	1	1	Effective Address					

NBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	0	Effective Address					

PEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	Effective Address					

SWAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	0	1	0	0	0	Register		

MOVEM Registers to EA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	Sz	Effective Address					

EXTW

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	0	0	0	0	Register		

EXTL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	0	0	1	1	0	0	0	Register		

TST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	Size		Effective Address					

TAS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	0	1	0	1	1	Effective Address					

MOVEM EA to Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0	1	Sz	Effective Address					

TRAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	0	Vector			

LINK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	0	Register		

UNLK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	0	1	1	Register		

MOVE to USP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	0	Register		

MOVE from USP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	0	1	Register		

RESET

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	0

NOP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	0	1

STOP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	0

RTE

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1	1

RTS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	0	1

TRAPV

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	0

RTR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1	1

JSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	0	Effective Address					

JMP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	1	1	1	0	1	1	Effective Address					

CHK

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	Register			1	1	0	Effective Address					

LEA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	Register			1	1	1	Effective Address					

(6) ADD QUICK, SUBTRACT QUICK, SET CONDITIONALLY, DECREMENT INSTRUCTIONS

ADDQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Data			0	Size		Effective Address					

SUBQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	Data			1	Size		Effective Address					

S<sub>CC</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	0	1	Condition				1	1	Effective Address						

DB<sub>CC</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	0	1	Condition				1	1	0	0	1	Register			

(7) BRANCH CONDITIONALLY, BRANCH TO SUBROUTINE INSTRUCTION

B<sub>CC</sub>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	1	0	Condition				8 bit Displacement								

BSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	0	0	1	8 bit Displacement							

(8) MOVE QUICK INSTRUCTION

MOVEQ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	Register			0	Data							

(9) OR, DIVIDE, SUBTRACT DECIMAL INSTRUCTIONS

OR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Register			Op-Mode			Effective Address					

Op-Mode  
 B W L  
 000 001 010 Dn ∨ EA → Dn  
 100 101 110 EA ∨ Dn → EA

DIVU

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Register			0	1	1	Effective Address					

DIVS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Register			1	1	1	Effective Address					

SBCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	0	Destination Register			1	0	0	0	0	R/M	Source Register		

R/M (register/memory): register – register = 0, memory – memory = 1

(10) SUBTRACT, SUBTRACT EXTENDED INSTRUCTIONS

SUB

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	Register			Op-Mode			Effective Address					

Op-Mode  
 B W L  
 000 001 010 Dn – EA → Dn  
 100 101 110 EA – Dn → EA  
 – 011 111 An – EA → An

SUBX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	1	Destination Register			1	Size	0	0	R/M	Source Register			

R/M (register/memory): register – register = 0, memory – memory = 1

(11) COMPARE, EXCLUSIVE OR INSTRUCTIONS

CMP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register			Op-Mode			Effective Address					

Op-Mode  
 B W L  
 000 001 010 Dn – EA  
 – 011 111 An – EA

CMPM

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register			1	Size	0	0	1	Register			

EOR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	1	Register			1	Size	Effective Address						

(12) AND, MULTIPLY, ADD DECIMAL, EXCHANGE INSTRUCTIONS

AND

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	Register			Op-Mode			Effective Address					

Op-Mode  
 B W L  
 000 001 010 Dn ∧ EA → Dn  
 100 101 110 EA ∧ Dn → EA

MULU

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Register				0	1	1	Effective Address					

MULS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Register				1	1	1	Effective Address					

ABCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Destination Register				1	0	0	0	0	R/M	Source Register		

R/M (register/memory): register – register = 0, memory – memory = 1

EXGD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Data Register				1	0	1	0	0	0	Data Register		

EXGA

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Address Register				1	0	1	0	0	1	Address Register		

EXGM

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	0	Data Register				1	1	0	0	0	1	Address Register		

(13) ADD, ADD EXTENDED INSTRUCTIONS

ADD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	1	Register				Op-Mode				Effective Address				

Op-Mode

B	W	L	
000	001	010	D <sub>n</sub> + EA → D <sub>n</sub>
100	101	110	EA + D <sub>n</sub> → EA
–	011	111	A <sub>n</sub> + EA → A <sub>n</sub>

ADDX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	0	1	Destination Register				1	Size	0	0	R/M	Source Register			

R/M (register/memory): register – register = 0, memory – memory = 1

(14) SHIFT/ROTATE INSTRUCTIONS

Data Register Shifts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	1	1	0	Count/Register				d	Size	i/r	Type	Register				

Memory Shifts

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	0	0	Type	d	1	1	Effective Address						

Shift Type Codes: AS = 00, LS = 01, ROX = 10, RO = 11  
 d (direction): Right = 0, Left = 1  
 i/r (count source): Immediate Count = 0, Register Count = 1



### ■ INSTRUCTION EXECUTION TIMES

The following paragraphs contain listings of the instruction execution times in terms of external clock (CLK) periods. In this timing data, it is assumed that both memory read and write cycle times are four clock periods. Any wait states caused by a longer memory cycle must be added to the total instruction time. The number of bus read and write cycles for each instruction is also included with the timing data. This data is enclosed in parenthesis following the execution periods and is shown as: (r/w) where r is the number of read cycles and w is the number of write cycles.

(NOTE) The number of periods includes instruction fetch and all applicable operand fetches and stores.

### ● EFFECTIVE ADDRESS OPERAND CALCULATION TIMING

Table 27 lists the number of clock periods required to compute an instruction's effective address. It includes fetching of any extension words, the address computation, and fetching of the memory operand. The number of bus read and write cycles is shown in parenthesis as (r/w). Note there are no write cycles involved in processing the effective address.

### ● MOVE INSTRUCTION CLOCK PERIODS

Table 28 and 29 indicate the number of clock periods for the move instruction. This data includes instruction fetch, operand reads, and operand writes. The number of bus read and write cycles is shown in parenthesis as: (r/w).

### ● STANDARD INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 30 indicates

the time required to perform the operations, store the results, and read the next instruction. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 30 the headings have the following meanings: An = address register operand, Dn = data register operand, ea = an operand specified by an effective address, and M = memory effective address operand.

### ● IMMEDIATE INSTRUCTION CLOCK PERIODS

The number of clock periods shown in Table 31 includes the time to fetch immediate operands, perform the operations, store the results, and read the next operation. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

In Table 31, the headings have the following meanings: # = immediate operand, Dn = data register operand, An = address register operand, M = memory operand, CCR = condition code register, and SR = status register.

### ● SINGLE OPERAND INSTRUCTION CLOCK PERIODS

Table 32 indicates the number of clock periods for the single operand instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

Table 27 Effective Address Calculation Timing

Addressing Mode		Byte, Word	Long
Register			
Dn	Data Register Direct	0(0/0)	0(0/0)
An	Address Register Direct	0(0/0)	0(0/0)
Memory			
An@	Address Register Indirect	4(1/0)	8(2/0)
An@ +	Address Register Indirect with Postincrement	4(1/0)	8(2/0)
An@ -	Address Register Indirect with Predecrement	6(1/0)	10(2/0)
An@(d)	Address Register Indirect with Displacement	8(2/0)	12(3/0)
An@(d, ix)*	Address Register Indirect with Index	10(2/0)	14(3/0)
xxx.W	Absolute Short	8(2/0)	12(3/0)
xxx.L	Absolute Long	12(3/0)	16(4/0)
PC@(d)	Program Counter with Displacement	8(2/0)	12(3/0)
PC@(d, ix)*	Program Counter with Index	10(2/0)	14(3/0)
#xxx	Immediate	4(1/0)	8(2/0)

\* The size of the index register (ix) does not affect execution time.

Table 28 Move Byte and Word Instruction Clock Periods

Source	Destination								
	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d, ix)*	xxx.W	xxx.L
Dn	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An	4(1/0)	4(1/0)	8(1/1)	8(1/1)	8(1/1)	12(2/1)	14(2/1)	12(2/1)	16(3/1)
An@	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@ +	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)
An@ -	10(2/0)	10(2/0)	14(2/1)	14(2/1)	14(2/1)	18(3/1)	20(3/1)	18(3/1)	22(4/1)
An@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
An@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
xxx.W	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
xxx.L	16(4/0)	16(4/0)	20(4/1)	20(4/1)	20(4/1)	24(5/1)	26(5/1)	24(5/1)	28(6/1)
PC@(d)	12(3/0)	12(3/0)	16(3/1)	16(3/1)	16(3/1)	20(4/1)	22(4/1)	20(4/1)	24(5/1)
PC@(d, ix)*	14(3/0)	14(3/0)	18(3/1)	18(3/1)	18(3/1)	22(4/1)	24(4/1)	22(4/1)	26(5/1)
#xxx	8(2/0)	8(2/0)	12(2/1)	12(2/1)	12(2/1)	16(3/1)	18(3/1)	16(3/1)	20(4/1)

\* The size of the index register (ix) does not affect execution time.

Table 29 Move Long Instruction Clock Periods

Source	Destination								
	Dn	An	An@	An@ +	An@ -	An@(d)	An@(d, ix)*	xxx.W	xxx.L
Dn	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An	4(1/0)	4(1/0)	12(1/2)	12(1/2)	12(1/2)	16(2/2)	18(2/2)	16(2/2)	20(3/2)
An@	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@ +	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)
An@ -	14(3/0)	14(3/0)	22(3/2)	22(3/2)	22(3/2)	26(4/2)	28(4/2)	26(4/2)	30(5/2)
An@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
An@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
xxx.W	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
xxx.L	20(5/0)	20(5/0)	28(5/2)	28(5/2)	28(5/2)	32(6/2)	34(6/2)	32(6/2)	36(7/2)
PC@(d)	16(4/0)	16(4/0)	24(4/2)	24(4/2)	24(4/2)	28(5/2)	30(5/2)	28(5/2)	32(6/2)
PC@(d, ix)*	18(4/0)	18(4/0)	26(4/2)	26(4/2)	26(4/2)	30(5/2)	32(5/2)	30(5/2)	34(6/2)
#xxx	12(3/0)	12(3/0)	20(3/2)	20(3/2)	20(3/2)	24(4/2)	26(4/2)	24(4/2)	28(5/2)

\* The size of the index register (ix) does not affect execution time.

Table 30 Standard Instruction Clock Periods

Instruction	Size	op < ea >, An	op < ea >, Dn	op Dn, < M >
ADD	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
	Long	6(1/0) + **	6(1/0) + **	12(1/2) +
AND	Byte, Word	-	4(1/0) +	8(1/1) +
	Long	-	6(1/0) + **	12(1/2) +
CMP	Byte, Word	6(1/0) +	4(1/0) +	-
	Long	6(1/0) +	6(1/0) +	-
DIVS	-	-	158(1/0) + *	-
DIVU	-	-	140(1/0) + *	-
EOR	Byte, Word	-	4(1/0) ***	8(1/1) +
	Long	-	8(1/0) ***	12(1/2) +
MULS	-	-	70(1/0) + *	-
MULU	-	-	70(1/0) + *	-
OR	Byte, Word	-	4(1/0) +	8(1/1) +
	Long	-	6(1/0) + **	12(1/2) +
SUB	Byte, Word	8(1/0) +	4(1/0) +	8(1/1) +
	Long	6(1/0) + **	6(1/0) + **	12(1/2) +

+ add effective address calculation time

\*\* total of 8 clock periods for instruction if the effective address is register direct

\* indicates maximum value

\*\*\* only available effective address mode is data register direct

DIVS, DIVU - The divide algorithm used by the 68000 provides less than 10% difference between the best and worst case timings.

MULS, MULU - The multiply algorithm requires 38+2n clocks when n is defined as

MULU; n = the number of ones in the < ea >

MULS; n = concatenate the < ea > with a zero as the LSB; n is the resultant number of 10 or 01 patterns in the 17-bit source; i.e. worst case happens when the source is \$5555.

Table 31 Immediation Instruction Clock Periods

Instruction	Size	op #, Dn	op #, An	op #, M	op #, CCR/SR
ADDI	Byte, Word	8(2/0)	—	12(2/1) +	—
	Long	16(3/0)	—	20(3/2) +	—
ADDQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	—
	Long	8(1/0)	8(1/0)	12(1/2) +	—
ANDI	Byte, Word	8(2/0)	—	12(2/1) +	20(3/0)
	Long	16(3/0)	—	20(3/1) +	—
CMP!I	Byte, Word	8(2/0)	8(2/0)	8(2/0) +	—
	Long	14(3/0)	14(3/0)	12(3/0) +	—
EORI	Byte, Word	8(2/0)	—	12(2/1) +	20(3/0)
	Long	16(3/0)	—	20(3/2) +	—
MOVEQ	Long	4(1/0)	—	—	—
ORI	Byte, Word	8(2/0)	—	12(2/1) +	20(3/0)
	Long	16(3/0)	—	20(3/2) +	—
SUBI	Byte, Word	8(2/0)	—	12(2/1) +	—
	Long	16(3/0)	—	20(3/2) +	—
SUBQ	Byte, Word	4(1/0)	8(1/0)*	8(1/1) +	—
	Long	8(1/0)	8(1/0)	12(1/2) +	—

+ add effective address calculation time

\* word only

Table 32 Single Operand Instruction Clock Periods

Instruction	Size	Register	Memory
CLR	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NBCD	Byte	6(1/0)	8(1/1) +
NEG	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NEGX	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
NOT	Byte, Word	4(1/0)	8(1/1) +
	Long	6(1/0)	12(1/2) +
Scc	Byte, False	4(1/0)	8(1/1) +
	Byte, True	6(1/0)	8(1/1) +
TAS	Byte	4(1/0)	10(1/1) +
TST	Byte, Word	4(1/0)	4(1/0) +
	Long	4(1/0)	4(1/0) +

+ add effective address calculation time

#### ● SHIFT/ROTATE INSTRUCTION CLOCK PERIODS

Table 33 indicates the number of clock periods for the shift and rotate instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

#### ● BIT MANIPULATION INSTRUCTION CLOCK PERIODS

Table 34 indicates the number of clock periods required for the bit manipulation instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

• **CONDITIONAL INSTRUCTION CLOCK PERIODS**

Table 35 indicates the number of clock periods required for the conditional instructions. The number of bus read and write cycles is indicated in parenthesis as: (r/w). The number of clock periods and the number of read and write cycles must be added respectively to those of the effective address calculation where indicated.

• **JMP, JSR, LEA, PEA, MOVEM INSTRUCTION CLOCK PERIODS**

Table 36 indicates the number of clock periods required for the jump, jump to subroutine, load effective address, push effective address, and move multiple registers instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Table 33 Shift/Rotate Instruction Clock Periods

Instruction	Size	Register	Memory
ASR, ASL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
LSR, LSL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
ROR, ROL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—
ROXR, ROXL	Byte, Word	6 + 2n(1/0)	8(1/1) +
	Long	8 + 2n(1/0)	—

Table 34 Bit Manipulation Instruction Clock Periods

Instruction	Size	Dynamic		Static	
		Register	Memory	Register	Memory
BCHG	Byte	—	8(1/1) +	—	12(2/1) +
	Long	8(1/0)*	—	12(2/0)*	—
BCLR	Byte	—	8(1/1) +	—	12(2/1) +
	Long	10(1/0)*	—	14(2/0)*	—
BSET	Byte	—	8(1/1) +	—	12(2/1) +
	Long	8(1/0)*	—	12(2/0)*	—
BTST	Byte	—	4(1/0) +	—	8(2/0) +
	Long	6(1/0)	—	10(2/0)	—

+ add effective address calculation time  
 \* indicates maximum value

Table 35 Conditional Instruction Clock Periods

Instruction	Displacement	Trap or Branch Taken	Trap of Branch Not Taken
B <sub>CC</sub>	Byte	10(2/0)	8(1/0)
	Word	10(2/0)	12(2/0)
BRA	Byte	10(2/0)	—
	Word	10(2/0)	—
BSR	Byte	18(2/2)	—
	Word	18(2/2)	—
DB <sub>CC</sub>	CC true	—	12(2/0)
	CC false	10(2/0)	14(3/0)
CHK	—	40(5/3) + *	10(1/0) +
TRAP	—	34(4/3)	—
TRAPV	—	34(5/3)	4(1/0)

+ add effective address calculation time  
 \* indicates maximum value

Table 36 JMP, JSR, LEA, PEA, MOMEM Instruction Clock Periods

Instr	Size	An@	An@ +	An@ -	An@(d)	An@(d, ix) *	xxx. W	xxx. L	PC@(d)	PC@(d, ix) *
JMP	—	8(2/0)	—	—	10(2/0)	14(3/0)	10(2/0)	12(3/0)	10(2/0)	14(3/0)
JSR	—	16(2/2)	—	—	18(2/2)	22(2/2)	18(2/2)	20(3/2)	18(2/2)	22(2/2)
LEA	—	4(1/0)	—	—	8(2/0)	12(2/0)	8(2/0)	12(3/0)	8(2/0)	12(2/0)
PEA	—	12(1/2)	—	—	16(2/2)	20(2/2)	16(2/2)	20(3/2)	16(2/2)	20(2/2)
MOVEM	Word	12+4n (3+n/0)	12+4n (3+n/0)	—	16+4n (4+n/0)	18+4n (4+n/0)	16+4n (4+n/0)	20+4n (5+n/0)	16+4n (4+n/0)	18+4n (4+n/0)
M → R	Long	12+8n (3+2n/0)	12+8n (3+2n/0)	—	16+8n (4+2n/0)	18+8n (4+2n/0)	16+8n (4+2n/0)	20+8n (5+2n/0)	16+8n (4+2n/0)	18+8n (4+2n/0)
MOVEM	Word	8+4n (2/n)	—	8+4n (2/n)	12+4n (3/n)	14+4n (3/n)	12+4n (3/n)	16+4n (4/n)	—	—
R → M	Long	8+8n (2/2n)	—	8+8n (2/2n)	12+8n (3/2n)	14+8n (3/2n)	12+8n (3/2n)	16+8n (4/2n)	—	—

n is the number of registers to move

\* is the size of the index register (ix) does not affect the instruction's execution time

#### • MULTI-PRECISION INSTRUCTION CLOCK PERIODS

Table 37 indicates the number of clock periods for the multi-precision instructions. The number of clock periods includes the time to fetch both operands, perform the operations, store

the results, and read the next instructions. The number of read and write cycles is shown in parenthesis as: (r/w).

In Table 37, the headings have the following meanings: Dn = data register operand and M = memory operand.

Table 37 Multi-Precision Instruction Clock Periods

Instruction	Size	op Dn, Dn	op M, M
ADDX	Byte, Word	4(1/0)	18(3/1)
	Long	8(1/0)	30(5/2)
CMPM	Byte, Word	—	12(3/0)
	Long	—	20(5/0)
SUBX	Byte, Word	4(1/0)	18(3/1)
	Long	8(1/0)	30(5/2)
ABCD	Byte	6(1/0)	18(3/1)
SBCD	Byte	6(1/0)	18(3/1)

#### • MISCELLANEOUS INSTRUCTION CLOCK PERIODS

Table 38 indicates the number of clock periods for the following miscellaneous instructions. The number of bus read and write cycles is shown in parenthesis as: (r/w). The number of clock periods plus the number of read and write cycles must be added to those of the effective address calculation where indicated.

#### • EXCEPTION PROCESSING CLOCK PERIODS

Table 39 indicates the number of clock periods for exception processing. The number of clock periods includes the time for all stacking, the vector fetch, and the fetch of the first instruction of the handler routine. The number of bus read and write cycles is shown in parenthesis as: (r/w).

Table 38 Miscellaneous Instruction Clock Periods

Instruction	Size	Register	Memory	Register → Memory	Memory → Register
MOVE from SR	—	6(1/0)	8(1/1) +	—	—
MOVE to CCR	—	12(2/0)	12(2/0) +	—	—
MOVE to SR	—	12(2/0)	12(2/0) +	—	—
MOVEP	Word	—	—	16(2/2)	16(4/0)
	Long	—	—	24(2/4)	24(6/0)
EXG	—	6(1/0)	—	—	—
EXT	Word	4(1/0)	—	—	—
	Long	4(1/0)	—	—	—
LINK	—	16(2/2)	—	—	—
MOVE from USP	—	4(1/0)	—	—	—
MOVE to USP	—	4(1/0)	—	—	—
NOP	—	4(1/0)	—	—	—
RESET	—	132(1/0)	—	—	—
RTE	—	20(5/0)	—	—	—
RTR	—	20(5/0)	—	—	—
RTS	—	16(4/0)	—	—	—
STOP	—	4(0/0)	—	—	—
SWAP	—	4(1/0)	—	—	—
UNLK	—	12(3/0)	—	—	—

+ add effective address calculation time

Table 39 Exception Processing Clock Periods

Exception	Periods
Reset**	38.5 (6/0)
Address Error	50(4/7)
Bus Error	50(4/7)
Interrupt	44(5/3)*
Illegal Instruction	34(4/3)
Privileged Violation	34(4/3)
Trace	34(4/3)

\* The interrupt acknowledge bus cycle is assumed to take four external clock periods.


\*\* Indicates the time from when RES and HALT are first sampled as negated to when instruction execution starts.

■ MASK VERSION

Type No.	Mask version	
HD68000-6	68000S1	
HD68000-8		
HD68000-10		
HD68000-12		
HD68000Y6		
HD68000Y8		
HD68000Y10		
HD68000Y12		
HD68000P6		68000U
HD68000P8		
HD68000PS6		
HD68000PS8		
HD68000CP6		
HD68000CP8		

The difference of function between mask version 68000S1 and 68000U is only as following (Figure 59).

The function of HD68HC000 is as same as mask version 68000U.




Broken line: mask version 68000U and HD68HC000.

Figure 59 Address Error Timing

■ NOTE FOR USE

● Power Supply Circuit

When designing VCC and VSS pattern of the circuit board, the capacitors need to be located nearest to VCC and VSS as shown in the Figure 60.



1µF/35V Tantalum Capacitor (2 pairs)

Figure 60 Power Supply Circuit